ECE 238: Pong Report

Due on Friday, December 5, 2014 $Ramiro\ Jordan\ 9{:}30am$

Ricardo Piro-Rael & Dillon Thomas

Contents

V.	HDL Pong Report	3
	Introduction	
	Top Module	
	Walls	7
	Paddle	8
	Ball	10
	Koopa Image	13
	Goomba Image	17
	Keyboard Controller	21
	UCF File	22
	Summary	24
	Wall	24
	Paddles	24
	Keyboard Control	25
	Player Decals and Initials	25
	Scoring	25
	Links	2

VHDL Pong Report

Introduction

Within, I have embedded all the VHDL Code. I have sectioned it off.

Top Module

Top VHDL Code

```
- Company:
   -- Engineer:
3
   -- Create Date:
                    10:58:12 11/03/2014
   -- Design Name:
   -- Module Name:
                     Top - Behavioral
   -- Project Name:
   -- Target Devices:
   -- Tool versions:
   -- Description:
11
12
   -- Dependencies:
13
14
   -- Revision:
15
   -- Revision 0.01 - File Created
16
   -- Additional Comments:
18
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
21
   use ieee.numeric_std.all;
   -- Uncomment the following library declaration if using
23
   -- arithmetic functions with Signed or Unsigned values
   --use IEEE.NUMERIC_STD.ALL;
25
   -- Uncomment the following library declaration if instantiating
27
   -- any Xilinx primitives in this code.
28
   --library UNISIM;
29
   --use UNISIM. VComponents.all;
30
31
   entity Top is
32
       Port ( Clk, Reset, pause : in STD_LOGIC;
                Padle: in std_logic_vector (1 downto 0);
34
                     Hsync, Vsync : out STD_LOGIC;
35
                     KeyBoardClock : in std_logic;
36
                   KeyBoardData : in std_logic;
37
               Ax : out STD_LOGIC_VECTOR (3 downto 0);
               Seg : out STD_LOGIC_VECTOR (7 downto 0);
39
                     rgb : out std_logic_vector(2 downto 0));
   end Top;
41
   architecture Behavioral of Top is
   component vga_sync is
```

```
port (
              clk, reset : in std_logic;
46
             hsync, vsync : out std_logic;
47
              video_on, p_tick : out std_logic;
             pixel_x, pixel_y : out std_logic_vector(9 downto 0) -- Coordinates on screen
49
        );
50
   end component;
52
   component paddle is
53
   port (
54
              clk, reset : in std_logic;
55
             btn : in std_logic_vector(1 downto 0);
             pause : in std_logic;
57
              location : in std_logic_vector(9 downto 0);
             paddle_on : out std_logic;
59
             pixel_x, pixel_y : in std_logic_vector(9 downto 0);
             paddle_rgb : out std_logic_vector(2 downto 0)
61
        );
62
   end component;
63
64
   {\bf component} KeyboardController {\bf is}
       Port ( Clock : in STD_LOGIC;
66
                 KeyboardClock : in STD_LOGIC;
               KeyboardData : in STD_LOGIC;
68
               LeftPaddleDirection : buffer integer;
               RightPaddleDirection : buffer integer
70
        );
71
   end component;
72
73
74
   component Walls is
       Port ( Pixel_x, Pixel_Y : in STD_LOGIC_VECTOR (9 downto 0);
75
              Video_on : in std_logic;
76
                     Wall_on : out STD_LOGIC;
77
               Wall_RGB : out STD_LOGIC_VECTOR (2 downto 0));
78
   end component;
80
   component ball is
82
   port (
83
             clk, reset : in std_logic;
84
              pause : in std_logic;
85
             pedal_on, paddle2_on : in std_logic;
             pixel_x, pixel_y : in std_logic_vector(9 downto 0);
             p1score, p2score: out std_logic;
             ball_on : out std_logic;
89
             ball_rgb : out std_logic_vector(2 downto 0)
        );
91
   end component;
92
93
94
   component Letter is
95
       Port ( X_Sync, Y_Sync : in STD_LOGIC_VECTOR (9 downto 0);
96
               Letter_on : out STD_LOGIC;
```

```
Letter_RGB : out STD_LOGIC_vector ( 2 downto 0);
               Video_on,Clk : in STD_LOGIC);
    end component;
100
101
    component Koopa is
102
        Port ( X_Sync, Y_Sync : in STD_LOGIC_VECTOR (9 downto 0);
103
               Letter_on : out STD_LOGIC;
               Letter_RGB : out STD_LOGIC_vector ( 2 downto 0);
105
               Video_on,Clk : in STD_LOGIC);
106
    end component;
107
108
    component Seven_Segment_Disp is
109
        Port ( Clk, Reset: in STD_LOGIC;
110
               Ax : out STD_LOGIC_VECTOR (3 downto 0);
               Seg : out STD_LOGIC_VECTOR (7 downto 0);
112
               Player_1, Player_2 : in STD_LOGIC);
    end component;
114
115
    --signal pause, state_pause : std_logic;
116
117
    signal RGB_Next, rgb_reg, Background_RGB_X, Background_RGB_Y, Background_RGB,Letter_RGB, Koopa_F
    signal X, Y : std_logic_vector(9 downto 0):="0000000000";
119
    signal video, pixel_tick, Paddle_on, pedal_on, Wall_on, Ball_on, Letter_on, Koopa_on, Wall_Top,
120
121
122
    signal btn : std_logic_vector(1 downto 0);
    signal LeftPaddleDirection : integer;
123
    signal RightPaddleDirection : integer;
124
    signal btn0, btn1 : std_logic_vector(1 downto 0);
126
127
128
    begin
129
    btn <= std_logic_vector(to_unsigned(LeftPaddleDirection,2));</pre>
130
    --pause <= state_pause or sys_pause;
131
132
    VGA: vga_sync port map (Clk, Reset, Hsync, Vsync, Video, pixel_tick, X, Y);
133
    Peddle: paddle port map (Clk, Reset, Padle , Pause, "1001011000", Paddle_on, X, Y, Paddle_RGB); --
    Pedal: paddle port map (Clk, Reset, btn , Pause, "0000101000", pedal_on, X, Y, Paddle_RGB); --- pe
135
    Background: Walls port map (X, Y, Video, Wall_on, Wall_RGB);
    Back_ball: ball port map (clk, reset, pause, pedal_on, Paddle_on, X, Y, Wall_Top, Wall_Bottom, Ba
137
    Letter_V: Letter port map (X,Y, Letter_on,Letter_RGB, Video, Clk);
138
    Koopa_V: Koopa port map (X,Y, Koopa_on,Koopa_RGB, Video, Clk);
139
140
    keyboard: KeyboardController
141
         port map (
142
         Clock => clk,
143
         KeyboardClock => KeyboardClock,
144
         KeyboardData => KeyboardData,
145
         LeftPaddleDirection => LeftPaddleDirection,
146
         RightPaddleDirection => RightPaddleDirection
147
148
    Score: Seven_Segment_Disp port map ( Clk, Reset, AX,Seg,Wall_Top, Wall_Bottom);
149
    --Led (0) <= Wall_Top;
```

```
--Led (1) <= Wall_Bottom;
151
152
    process (Video, Paddle_on, Paddle_RGB, Wall_on, Wall_RGB, Ball_on, Ball_RGB, Letter_F
153
    is
    begin
154
    if (video='1') then
155
156
     if (Paddle_on ='1') then
157
      RGB_Next <= Paddle_RGB;</pre>
158
159
      elsif (Letter_on ='1') then
160
      RGB_Next <= Letter_RGB;</pre>
161
162
       elsif (Koopa_on ='1') then
163
      RGB_Next <= Koopa_RGB;</pre>
164
     elsif (Ball_on ='1') then
166
      RGB_Next <= Ball_RGB;</pre>
167
168
      elsif (Wall_on ='1') then
169
      RGB_Next <= Wall_RGB;</pre>
170
171
     elsif (pedal_on ='1') then
172
      RGB Next <= Paddle RGB;
173
174
      _{\mathbf{else}}
175
176
      RGB_Next <="000";
177
    end if;
178
179
    else
180
181
    RGB_Next <="000";
182
183
    end if;
184
    end process;
185
    Process (clk) is
187
    begin
188
189
     if ( Rising_Edge(Clk)) then
190
191
    if (pixel_tick='1') then
192
193
     rgb_reg <= RGB_Next;
194
195
196
     end if;
197
198
    end if;
199
    end process;
200
201
```

```
203
204
RGB <= rgb_reg;
205
206
207 end Behavioral;
```

Walls

Walls VHDL Code

```
-- Company:
2
   -- Engineer:
   -- Create Date:
                      10:12:06 11/10/2014
   -- Design Name:
   -- Module Name:
                    Walls - Behavioral
   -- Project Name:
   -- Target Devices:
9
   -- Tool versions:
   -- Description:
11
   -- Dependencies:
13
14
   -- Revision:
15
   -- Revision 0.01 - File Created
16
   -- Additional Comments:
17
18
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
21
^{22}
   -- Uncomment the following library declaration if using
23
   -- arithmetic functions with Signed or Unsigned values
24
   --use IEEE.NUMERIC_STD.ALL;
25
   -- Uncomment the following library declaration if instantiating
27
   -- any Xilinx primitives in this code.
   --library UNISIM;
29
30
   --use UNISIM. VComponents.all;
31
   entity Walls is
32
       Port ( Pixel_x, Pixel_Y : in STD_LOGIC_VECTOR (9 downto 0);
33
              Video_on : in std_logic;
34
                     Wall_on : out STD_LOGIC;
              Wall_RGB : out STD_LOGIC_VECTOR (2 downto 0));
36
   end Walls;
37
38
   architecture Behavioral of Walls is
39
   Signal Wall_B_On, Wall_T_On, Wall: std_logic:='0'; --Wall_L_On
   signal Wall_T_RGB, Wall_B_RGB : std_logic_vector ( 2 downto 0):="000"; -- Wall_L_RGB,
41
   signal X, Y : std_logic_vector(9 downto 0):="0000000000";
43 | constant Letter_L : integer := 20; --Letter Starting Point
```

```
Constant Letter_T : integer := 2;  -- Letter Top Starting Pont
   begin
46
47
   X <= Pixel_x;
   Y <= Pixel_Y;
49
   Wall_RGB <= "001" when ((Wall = '1') and (video_on='1')) else "000";
51
   Wall <= Wall_T_On or Wall_B_On; -- or Wall_L_On;
52
   Wall_on <= Wall;
53
   ---- Top Wall ----
54
   Wall_T_On <= '1' when ((Y < "0000110010") and (video_on='1')) else '0';
56
   ---- Bottom Wall ----
57
   Wall_B_On <= '1' when ((Y > "01101011110") and (Y<="1000001011") and (video_on='1'))
                                                                                          else '0';
58
   ---- Left Wall ----
   --Wall_L_On <= '1' when ((X < "0000010101") and (video_on='1')) else '0';
60
61
62
   end Behavioral;
63
```

Paddle

Paddle VHDL Code

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity paddle is
   port (
             clk, reset : in std_logic;
             btn : in std_logic_vector(1 downto 0);
             pause : in std_logic;
             location : in std_logic_vector(9 downto 0);
10
             paddle_on : out std_logic;
             pixel_x, pixel_y : in std_logic_vector(9 downto 0);
12
             paddle_rgb : out std_logic_vector(2 downto 0)
14
        );
15
   end paddle;
16
   architecture paddle_arch of paddle is
17
18
        -- Signal used to control how
19
        -- often pushbuttons are checked for paddle movement.
20
        signal refr_tick: std_logic;
21
22
        -- x, y coordinates (0,0 to (639, 479)
23
        signal pix_x, pix_y: unsigned(9 downto 0);
24
        -- screen dimensions
26
        constant MAX_X: integer := 640;
27
        constant MAX_Y_T: integer := 50;
28
```

```
constant MAX_Y_B: integer := 430;
29
         -- paddle left, right, top, bottom and height left &
31
32
         -- right are constant. top & bottom are signals to
         -- allow movement. bar_y_t driven by reg below.
         signal bar_x_1: unsigned(9 downto 0);
34
         signal bar_x_r: unsigned(9 downto 0);
         signal bar_y_t, bar_y_b: unsigned(9 downto 0);
36
         constant BAR_Y_SIZE: integer := 72;
37
38
         -- reg to track top boundary (x position is fixed)
39
         signal bar_y_reg, bar_y_next: unsigned(9 downto 0):= "0011110000";
40
41
         -- bar moving velocity when a button is pressed
         -- the amount the bar is moved.
43
         constant BAR_V: integer:= 4;
44
45
   begin
46
47
         process (clk, reset)
48
         begin
49
              if (reset = '1') then
50
                    bar_y_reg <= "0011110000";
              elsif (clk'event and clk = '1') then
52
53
                    bar_y_reg <= bar_y_next;
              end if;
54
         end process;
55
56
        bar_x_l <= unsigned(location);</pre>
57
        bar_x_r <= unsigned(location) + 3;</pre>
59
        pix_x <= unsigned(pixel_x);</pre>
60
        pix_y <= unsigned(pixel_y);</pre>
61
62
         -- refr_tick: 1-clock tick asserted at start of v_sync,
63
         -- e.g., when the screen is refreshed -- speed is 60 Hz
64
         refr_tick <= '1' when (pix_y = 481) and (pix_x = 0) and (pause = '0') else
66
67
         -- pixel within paddle
68
         bar_y_t <= bar_y_reg;</pre>
69
        bar_y_b <= bar_y_t + BAR_Y_SIZE - 1;</pre>
70
71
         paddle_on <= '1' when (bar_x_l <= pix_x) and (pix_x <= bar_x_r) and</pre>
72
                                           (bar_y_t <= pix_y) and (pix_y <= bar_y_b) else
73
                                ′0′;
75
         paddle_rgb <= "010";</pre>
76
77
         -- Process bar movement requests
78
         process( bar_y_reg, bar_y_b, bar_y_t, refr_tick, btn)
79
         begin
80
              bar_y_next <= bar_y_reg; -- no move</pre>
```

```
82
              if ( refr_tick = '1' ) then
83
                    -- if btn 0 pressed and paddle not at bottom yet
84
                    if (btn(0) = '1' and bar_y_b < (MAX_Y_B - 1 - BAR_V)) then
                         bar_y_next <= bar_y_reg + BAR_V;</pre>
                   -- if btn 1 pressed and bar not at top yet
87
                    elsif (btn(1) = '1' and (bar_y_t - 50) > BAR_V) then
                         bar_y_next <= bar_y_reg - BAR_V;</pre>
89
                   end if;
              end if;
91
        end process;
92
93
94
95
   end paddle_arch;
```

Ball

Ball VHDL Code

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity ball is
   port (
6
              clk, reset : in std_logic;
              pause : in std_logic;
               pedal_on, paddle2_on : in std_logic;
               pixel_x, pixel_y : in std_logic_vector(9 downto 0);
10
               p1score, p2score: out std_logic;
11
             ball_on : out std_logic;
12
             ball_rgb : out std_logic_vector(2 downto 0)
13
14
        );
   end ball;
15
16
   architecture ball_arch of ball is
17
18
         -- Signal used to control speed of ball and how
19
         -- often pushbuttons are checked for paddle movement.
20
        signal refr_tick: std_logic;
21
22
         -- x, y coordinates (0,0 to (639, 479)
23
        signal pix_x, pix_y: unsigned(9 downto 0);
24
         -- screen dimensions
26
        constant MAX_X: integer := 640;
27
        constant MAX_Y_T: integer := 50;
28
        constant MAX_Y_B: integer := 430;
29
        Constant Max_X_L: integer := 20;
30
31
        -- square ball -- ball left, right, top and bottom
        -- all vary. Left and top driven by registers below.
33
```

```
constant BALL_SIZE: integer := 8;
34
         signal ball_x_1, ball_x_r: unsigned(9 downto 0):=(others => '0');
        signal ball_y_t, ball_y_b: unsigned(9 downto 0):=(others => '0');
36
37
         -- reg to track left and top boundary
        signal ball_x_req, ball_x_next: unsigned(9 downto 0):=(others => '0');
39
        signal ball_y_reg, ball_y_next: unsigned(9 downto 0):=(others => '0');
41
         -- reg to track ball speed
42
        signal x_delta_reg, x_delta_next : unsigned(9 downto 0):=(others => '0');
43
         signal y_delta_reg, y_delta_next : unsigned(9 downto 0):=(others => '0');
44
45
         -- ball movement can be pos or neg
46
        constant BALL_V_P: unsigned(9 downto 0) := to_unsigned(2,10);
47
        constant BALL_V_N: unsigned(9 downto 0) := unsigned(to_signed(-2,10));
48
         -- round ball image
50
        type rom_type is array(0 to 7) of std_logic_vector(0 to 7);
51
        constant BALL_ROM: rom_type:= (
52
              "00111100",
53
              "01111110",
              "11111111",
55
              "11111111",
              "11111111",
57
              "11111111",
58
              "01111110",
59
              "00111100"
60
61
        );
62
        signal rom_addr, rom_col: unsigned(2 downto 0):= "000";
        signal rom_data: std_logic_vector(7 downto 0):=(others => '0');
64
        signal rom_bit: std_logic:='0';
65
66
         -- object output signals -- new signal to indicate if
67
         -- scan coord is within ball
68
         signal sq_ball_on, rd_ball_on : std_logic:='0';
69
70
71
        signal scored : std_logic:='0';
73
74
75
76
77
        process (clk, reset)
78
        begin
              if (reset = '1') then
80
                   ball_x_reg <= "0100111011";
81
                   ball_y_reg <= "0011110000";
82
                   x_delta_reg <= "0000000010";</pre>
83
                   y_delta_reg <= "0000000010";</pre>
84
85
              elsif (clk'event and clk = '1') then
```

```
ball_x_req <= ball_x_next;</pre>
87
                     ball_y_reg <= ball_y_next;</pre>
                     x_delta_reg <= x_delta_next;</pre>
89
                    y_delta_reg <= y_delta_next;</pre>
90
               end if;
92
         end process;
94
         pix_x <= unsigned(pixel_x);
         pix_y <= unsigned(pixel_y);</pre>
96
97
          -- refr_tick: 1-clock tick asserted at start of v_sync,
          -- e.g., when the screen is refreshed -- speed is 60 Hz
99
         refr_tick <= '1' when (pix_y = 481) and (pix_x = 0) and (pause = '0') else
100
101
          -- set coordinates of square ball.
103
         ball_x_l <= ball_x_reg;
104
         ball_y_t <= ball_y_reg;
105
         ball_x_r <= ball_x_l + BALL_SIZE - 1;</pre>
106
         ball_y_b <= ball_y_t + BALL_SIZE - 1;</pre>
107
108
          -- pixel within square ball
         sq_ball_on \le '1' when (ball_x_1 \le pix_x) and (pix_x \le ball_x_r) and
110
111
                                                   (ball_y_t <= pix_y) and (pix_y <= ball_y_b) else
                                  ′0′;
112
113
          -- map scan coord to ROM addr/col -- use low order three
114
          -- bits of pixel and ball positions.
115
          -- ROM row
116
         rom_addr <= pix_y(2 downto 0) - ball_y_t(2 downto 0);</pre>
117
          -- ROM column
118
         rom_col <= pix_x(2 downto 0) - ball_x_1(2 downto 0);</pre>
119
          -- Get row data
120
         rom_data <= BALL_ROM(to_integer(rom_addr));</pre>
121
          -- Get column bit
122
         rom_bit <= rom_data(to_integer(rom_col));</pre>
123
124
          -- Turn ball on only if within square and ROM bit is 1.
125
         rd_ball_on <= '1' when (sq_ball_on = '1') and (rom_bit = '1') else
126
127
         ball_rgb <= "100"; -- red
128
         ball_on <= rd_ball_on;</pre>
129
130
          -- Update the ball position 60 times per second.
131
         ball_x_next <= "0100111011" when scored = '1' else
132
                                     ball_x_reg + x_delta_reg when refr_tick = '1' else
133
                                     ball_x_reg;
134
         ball_y_next <= ball_y_reg + y_delta_reg when refr_tick = '1' else
135
                                     ball_y_reg;
136
137
          --player_scored <= scored;
138
```

```
-- Set the value of the next ball position according to
140
          -- the boundaries.
          process(x_delta_reg, y_delta_reg, ball_y_t, ball_x_l, ball_x_r,
142
143
                      ball_y_t, ball_y_b, pedal_on, paddle2_on, rd_ball_on)
          begin
               x_delta_next <= x_delta_reg;</pre>
145
               y_delta_next <= y_delta_reg;</pre>
               scored <= '0';
147
                    p1score <= '0';
148
                    p2score <= '0';
149
               -- ball reached top, make offset positive
150
               if ( ball_y_t < MAX_Y_T - 1 ) then
151
                    y_delta_next <= BALL_V_P;</pre>
152
               -- reached bottom, make negative
               elsif (ball_y_b > (MAX_Y_B - 1)) then
154
                     y_delta_next <= BALL_V_N;</pre>
               -- Hit left paddle
156
               elsif(pedal_on = '1' and rd_ball_on = '1') then
157
                    x_delta_next <= BALL_V_P;</pre>
158
               -- Hit right paddle
159
               elsif(paddle2_on = '1' and rd_ball_on = '1') then
                    x_delta_next <= BALL_V_N;</pre>
161
               elsif(ball_x_r > (MAX_X - 8)) then
162
                   scored <= '1';
163
164
                     p1score <= '1';
               elsif(ball_x_l < MAX_X_L) then
165
                   scored <= '1';
166
                     p2score <= '1';
167
                          x_delta_next <= BALL_V_N;
168
               end if;
         end process;
170
171
172
173
    end ball_arch;
```

Koopa Image

Koopa Image VHDL Code

```
-- Company:
2
   -- Engineer:
4
   -- Create Date:
                       11:42:49 11/11/2014
   -- Design Name:
6
   -- Module Name:
                       Letter - Behavioral
   -- Project Name:
    - Target Devices:
9
     - Tool versions:
   -- Description:
11
12
13 | -- Dependencies:
```

```
14
 -- Revision:
 - Revision 0.01 - File Created
 -- Additional Comments:
19
 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
21
 use ieee.numeric_std.all;
22
23
 -- Uncomment the following library declaration if usingw
24
 - arithmetic functions with Signed or Unsigned values
25
 --use IEEE.NUMERIC_STD.ALL;
26
27
 -- Uncomment the following library declaration if instantiating
28
 -- any Xilinx primitives in this code.
 --library UNISIM;
30
 --use UNISIM. VComponents.all;
31
32
 entity Koopa is
33
  Port ( X_Sync, Y_Sync : in STD_LOGIC_VECTOR (9 downto 0);
     Letter_on : out STD_LOGIC;
35
     Letter_RGB : out STD_LOGIC_vector ( 2 downto 0);
36
     Video_on, Clk : in STD_LOGIC);
37
 end Koopa;
38
39
 architecture Behavioral of Koopa is
40
 Constant Rom_Row: integer := 6; --- Row_Columns can be represented by how many bits
 (2^{(6+1)} = 128 > 102
 Constant Rom_Column: integer := 102; --- Number of Row in your Rom
 Constant Heigh_Rom : integer := 35; --- Number of Column in your Rom
43
44
 type rom_type is array (0 to 35) of std_logic_vector ( Rom_Column downto 0);
45
 constant Letter_ROM: rom_type:= (
46
 48
 49
 50
 52
 53
 57
 62
 63
 64
```

```
68
 71
 73
 75
 76
 77
 78
 80
 82
83
84
85
87
89
   constant Letter_ROM: rom_type:= (
90
   "000000000000000000000000000000",
91
   "01111100000000000001111000",
92
   "01111100000000000011111000",
93
   "01111100000000000011111000",
94
   "01111110000000000011110000",
   "00111110000000000111110000",
96
   "00111110000000000111110000",
97
   "00111110000000000111100000",
98
   "00011111000000001111100000",
99
   "00011111000000001111100000",
100
   "0001111110000000011111000000",
101
   "00001111100000011111000000",
102
   "00001111100000011111000000",
103
   "00001111100000011110000000",
104
   "000001111100001111110000000",
105
   "00000111110000111110000000",
106
   "00000111110000111100000000",
107
   "000000111110011111100000000",
108
   "000000111110011111000000000",
109
   "0000001111110011111000000000",
110
   "000000011111111111100000000",
111
   "000000011111111111000000000",
112
   "000000011111111111000000000",
113
   "00000000111111111000000000",
114
   "00000000111111110000000000",
115
   "0000000011111111000000000000");
116
117
```

```
constant Letter_L : integer := 500;
                                              --Letter Starting Point
    Constant Letter_T : integer := 10;  -- Letter Top Starting Pont
    signal Let_RGB : std_logic_vector ( 2 downto 0):="000";
121
    signal X, Y : unsigned(9 downto 0):="0000000000";
         signal rom_addr, rom_col, V_y_Reg, V_X_Reg, V_y_Next, V_X_Next : unsigned (Rom_Row downto 0) :=
         signal rom_data: std_logic_vector(Rom_Column downto 0):=(others => '0');
124
         signal Screen_on, L_on, L_C: std_logic :='0';
126
127
    begin
128
    --- Screen_on is signal every time screen refreshes.
129
    Screen_on <= '1' when (Y <= 480) else '0';
130
131
132
    ---- Input pixel is converted into unsigned bits
133
    X <= unsigned(X_Sync);</pre>
    Y <= unsigned(Y_Sync);
135
136
    --Once the pixel reach the location user want to display the letter
137
     - V\_X\_Next and V\_Y\_Next start incrementing to collect the bits from the Rom
138
    V_X_Next <= (X (Rom_Row downto 0) - Letter_L) when L_C = '1' else V_X_Reg(Rom_Row downto 0);
    V_Y_Next <= (Y (Rom_Row downto 0) - Letter_T ) when L_C ='1' else V_Y_Reg(Rom_Row downto 0);
140
142
143
    rom_col <= V_X_Reg;
    Rom_addr <= V_Y_Reg;
144
145
    --- Transfer the V_x_Next to V_x_Reg every time Video is on
146
     process (Clk, Video_on)
147
    begin
148
     if ( Video_on ='0') then
149
      V_X_Reg <= (others => '0');
150
     elsif (rising_edge(Clk))then
151
    V_X_Reg <= V_X_Next;
152
     end if;
153
    end process;
154
    --- Transfer the V_y_Next to V_Y_Reg every time Screen Refreshes
156
      process (Video_on, Screen_on, Clk)
    begin
158
     if ( Screen_on ='0') then
159
      V_Y_Reg <= (others => '0');
160
     elsif (rising_edge(Clk))then
161
    V_Y_Reg <= V_Y_Next;</pre>
162
     end if;
163
    end process;
165
166
167
    --- L_C will only turn on when the pixels is in between where
168
    --- user want to display the letter Letter_L = Position in X direction from left
169
    ---- Letter_T = Position wrt to top
170
    L_C \leftarrow '1' when ( (X >= Letter_L) and
```

```
(Y >= Letter_T ) and
172
                                      (X < (Rom_Column +Letter_L + 1) ) and
                                      (Y < (Letter_T + Heigh_Rom + 1 ))) else '0';
174
175
    --- Whole row is being selected from the rom and stored in Rom_data
176
    Rom_data <= Letter_ROM(to_integer(rom_addr));</pre>
177
    ---- From the row stored in Rom_data single is collected one by one to L_on
     process (L_C, rom_col, rom_data)
179
     begin
     if (L_C = '1') then
181
182
    L_on <= rom_data(to_integer(rom_col));</pre>
     else
    L_on <='0';
184
185
    end if;
186
     end process;
188
189
    Letter_RGB <= "010" when L_on = '1' else "000";
190
    Letter_on <= L_on;</pre>
191
192
193
194
195
    end Behavioral;
```

Goomba Image

Goomba Image VHDL Code

```
-- Company:
   -- Engineer:
3
   -- Create Date: 11:42:49 11/11/2014
5
   -- Design Name:
                     Letter - Behavioral
   -- Module Name:
   -- Project Name:
   -- Target Devices:
10
   -- Tool versions:
   -- Description:
11
12
   -- Dependencies:
13
14
   -- Revision:
   -- Revision 0.01 - File Created
16
   -- Additional Comments:
17
18
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
21
   use ieee.numeric_std.all;
23
```

```
-- Uncomment the following library declaration if usingw
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
26
27
-- Uncomment the following library declaration if instantiating
28
 - any Xilinx primitives in this code.
29
--library UNISIM;
--use UNISIM. VComponents.all;
31
32
entity Letter is
33
 Port ( X_Sync, Y_Sync : in STD_LOGIC_VECTOR (9 downto 0);
34
   Letter_on : out STD_LOGIC;
   Letter_RGB : out STD_LOGIC_vector ( 2 downto 0);
36
   Video_on, Clk : in STD_LOGIC);
end Letter;
38
39
architecture Behavioral of Letter is
40
Constant Rom_Row: integer := 6; --- Row_Columns can be represented by how many bits
(2^{(6+1)} = 128 > 102
Constant Rom_Column: integer := 102; --- Number of Row in your Rom
42
Constant Heigh_Rom : integer := 35; --- Number of Column in your Rom
43
44
type rom_type is array (0 to 35) of std_logic_vector ( Rom_Column downto 0);
constant Letter_ROM: rom_type:= (
46
47
48
49
51
52
53
56
58
60
62
63
65
66
67
70
73
74
```

```
78
  81
  83
84
85
86
88
90
      constant Letter_ROM: rom_type:= (
      "0000000000000000000000000000000",
92
      "01111100000000000001111000",
93
      "01111100000000000011111000",
94
      "01111100000000000011111000",
95
      "01111110000000000011110000",
      "00111110000000000111110000",
97
      "00111110000000000111110000",
      "00111110000000000111100000",
99
      "00011111000000001111100000",
100
      "00011111000000001111100000",
101
      "00011111000000001111000000",
102
      "0000111111000000111111000000",
103
      "00001111100000011111000000",
104
      "0000111111000000111110000000",
105
      "000001111100001111110000000",
106
      "000001111100001111110000000",
107
      "00000111110000111100000000",
108
      "00000011111001111100000000",
109
      "00000011111001111000000000",
110
      "00000011111001111000000000",
111
      "000000011111111111100000000",
112
      "000000011111111111000000000",
113
      "00000001111111111000000000",
114
      "000000001111111110000000000",
115
      "000000001111111100000000000",
116
      "00000000111111110000000000000");
117
118
119
  constant Letter_L : integer := 50; --Letter Starting Point
120
  Constant Letter_T : integer := 10;
                           -- Letter Top Starting Pont
121
  signal Let_RGB : std_logic_vector ( 2 downto 0):="000";
122
  signal X, Y : unsigned(9 downto 0):="0000000000";
123
      signal rom_addr, rom_col, V_y_Reg, V_X_Reg, V_y_Next, V_X_Next : unsigned (Rom_Row downto 0) :=
124
      signal rom_data: std_logic_vector(Rom_Column downto 0):=(others => '0');
125
      signal Screen_on, L_on, L_C: std_logic :='0';
126
127
  begin
```

```
129
    --- Screen_on is signal every time screen refreshes.
    Screen_on <= '1' when (Y <= 480) else '0';
131
132
    ---- Input pixel is converted into unsigned bits
134
    X <= unsigned(X_Sync);</pre>
    Y <= unsigned(Y_Sync);
136
    --Once the pixel reach the location user want to display the letter
138
    -- V_X_Next and V_Y_Next start incrementing to collect the bits from the Rom
139
    V_X_Next <= (X (Rom_Row downto 0) - Letter_L) when L_C = '1' else V_X_Reg(Rom_Row downto 0);
140
    V_Y_Next <= (Y (Rom_Row downto 0) - Letter_T ) when L_C ='1' else V_Y_Reg(Rom_Row downto 0);
141
142
143
    rom_col <= V_X_Reg;
    Rom_addr <= V_Y_Reg;</pre>
145
146
    --- Transfer the V_x_Next to V_x_Reg every time Video is on
147
    process (Clk, Video_on)
148
     begin
149
    if ( Video_on ='0') then
150
       V_X_Reg <= (others => '0');
     elsif (rising_edge(Clk))then
152
153
     V_X_Reg <= V_X_Next;</pre>
    end if;
154
     end process;
155
156
     --- Transfer the V_y_Next to V_Y_Reg every time Screen Refreshes
157
      process (Video_on, Screen_on, Clk)
158
     begin
159
    if ( Screen_on ='0') then
160
      V_Y_Reg <= (others => '0');
161
     elsif (rising_edge(Clk))then
162
     V_Y_Reg <= V_Y_Next;</pre>
163
     end if;
164
     end process;
165
166
168
      -- L_C will only turn on when the pixels is in between where
169
    --- user want to display the letter Letter_L = Position in X direction from left
170
     --- Letter_T = Position wrt to top
171
    L_C \leftarrow '1' when ( (X >= Letter_L) and
172
                         (Y >= Letter_T ) and
173
                                      (X < (Rom_Column +Letter_L + 1) ) and
174
                                      (Y < (Letter_T + Heigh_Rom + 1 ))) else '0';
175
176
     --- Whole row is being selected from the rom and stored in Rom_data
177
    Rom_data <= Letter_ROM(to_integer(rom_addr));</pre>
178
     ---- From the row stored in Rom_data single is collected one by one to L_on
179
     process (L_C, rom_col, rom_data)
180
     begin
```

```
if (L_C = '1') then
182
     L_on <= rom_data(to_integer(rom_col));</pre>
     else
184
185
     L_on <='0';
186
     end if;
187
     end process;
189
190
    Letter_RGB <= "100" when L_on = '1' else "000";
191
    Letter_on <= L_on;
192
193
194
195
196
    end Behavioral;
```

Keyboard Controller

Keyboard Controller VHDL Code

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
2
   use IEEE.STD_LOGIC_ARITH.ALL;
   use IEEE.STD_LOGIC_UNSIGNED.ALL;
   ---- Uncomment the following library declaration if instantiating
   ---- any Xilinx primitives in this code.
7
   --library UNISIM;
   --use UNISIM. VComponents.all;
9
10
   entity KeyboardController is
11
       Port ( Clock : in STD_LOGIC;
12
                KeyboardClock : in STD_LOGIC;
13
              KeyboardData : in STD_LOGIC;
14
              LeftPaddleDirection : buffer integer;
15
              RightPaddleDirection : buffer integer
16
        );
17
   end KeyboardController;
18
19
   architecture Behavioral of KeyboardController is
20
21
   signal bitCount : integer range 0 to 100 := 0;
22
   signal scancodeReady : STD_LOGIC := '0';
23
   signal scancode : STD_LOGIC_VECTOR(7 downto 0);
   signal breakReceived : STD_LOGIC := '0';
25
26
   constant keyboardA : STD_LOGIC_VECTOR(7 downto 0) := "00011100";
27
   constant keyboardY : STD_LOGIC_VECTOR(7 downto 0) := "00011010";
28
   constant keyboardK : STD_LOGIC_VECTOR(7 downto 0) := "01000010";
   constant keyboardM : STD_LOGIC_VECTOR(7 downto 0) := "00111010";
30
   begin
32
```

```
33
         keksfabrik : process (KeyboardClock)
34
         begin
35
               if falling_edge(KeyboardClock) then
36
                    if bitCount = 0 and KeyboardData = '0' then --keyboard wants to send data
                          scancodeReady <= '0';</pre>
38
                          bitCount <= bitCount + 1;</pre>
                     elsif bitCount > 0 and bitCount < 9 then -- shift one bit into the scancode from
40
                          scancode <= KeyboardData & scancode(7 downto 1);</pre>
41
                          bitCount <= bitCount + 1;</pre>
42
                    elsif bitCount = 9 then -- parity bit
43
                         bitCount <= bitCount + 1;</pre>
44
                    elsif bitCount = 10 then -- end of message
45
                          scancodeReady <= '1';</pre>
46
                          bitCount <= 0;
47
                    end if;
              end if;
49
         end process keksfabrik;
50
51
         kruemelfabrik : process (scancodeReady, scancode)
52
         begin
53
               if scancodeReady'event and scancodeReady = '1' then
54
                    -- breakcode breaks the current scancode
                    if breakReceived = '1' then
56
57
                          breakReceived <= '0';
                          {f if} scancode = keyboardA {f or} scancode = keyboardY {f then}
58
                               LeftPaddleDirection <= 0;</pre>
59
                          elsif scancode = keyboardK or scancode = keyboardM then
60
                               RightPaddleDirection <= 0;</pre>
61
                          end if;
62
                    elsif breakReceived = '0' then
63
                          -- scancode processing
64
                          if scancode = "11110000" then -- mark break for next scancode
65
                               breakReceived <= '1';</pre>
66
                          end if;
67
68
                          if scancode = keyboardA then
                               LeftPaddleDirection <= 2; -- -1
70
                          elsif scancode = keyboardY then
                               LeftPaddleDirection <= 1;</pre>
72
                          elsif scancode = keyboardK then
73
                               RightPaddleDirection <= 2; -- -1
74
                          elsif scancode = keyboardM then
75
                               RightPaddleDirection <= 1;</pre>
76
                          end if;
77
                    end if;
              end if;
79
         end process kruemelfabrik;
80
   end Behavioral;
```

UCF File

UCF File

```
## Clock signal
  NET "clk" LOC = "V10";
   ## 7 segment display
                LOC = "T17";
  NET "Seg<0>"
   NET "Seg<1>"
                LOC = "T18";
6
   NET "Seg<2>"
                LOC = "U17";
  NET "Seg<3>" LOC = "U18";
  NET "Seg<4>"
                LOC = "M14";
   NET "Seg<5>"
                LOC = "N14";
   NET "Seg<6>"
                LOC = "L14";
11
   NET "Seg<7>"
                LOC = "M13";
12
13
               LOC = "N16";
   NET "AX<0>"
14
  NET "AX<1>"
              LOC = "N15";
15
  NET "AX<2>"
                LOC = "P18";
  NET "AX<3>"
              LOC = "P17";
17
18
19
   ## Leds
20
21 | #NET "Led<0>"
                     LOC = "U16"; # | IOSTANDARD = "LVCMOS33"; #Bank = 2, Pin name |= IO_L2P_CMPC
   Sch name = LD0
22 #NET "Led<1>"
                       Sch name = LD1
23 | #NET "Led<2>"
                       Sch name = LD2
                       LOC = "V15"; #|| IOSTANDARD = "LVCMOS33"; #Bank = 2, Pin name = IO_L5N,
24 #NET "Led<3>"
   Sch name = LD3
25 #NET "Led<4>"
                       LOC = "M11" | IOSTANDARD = "LVCMOS33";
                                                              \#Bank = 2, Pin name = IO_L15P,
   Sch name = LD4
26 #NET "Led<5>"
                       LOC = "N11" | IOSTANDARD = "LVCMOS33";
                                                              \#Bank = 2, Pin name = IO_L15N,
   Sch name = LD5
27 | #NET "Led<6>"
                       LOC = "R11" | IOSTANDARD = "LVCMOS33";
                                                              #Bank = 2, Pin name = IO_L16P,
   Sch name = LD6
28 #NET "Led<7>"
                       LOC = "T11" | IOSTANDARD = "LVCMOS33";
                                                              #Bank = 2, Pin name = IO_L16N_VRE
   Sch name = LD7
29
30
   ## Switches
31
                     LOC = "T10";
  NET "reset"
32
   #NET "color<1>"
                    LOC = "T9";
33
  #NET "color<2>"
                    LOC = "V9";
35 #NET "sw<3>"
                      LOC = "M8"
                                  | IOSTANDARD = "LVCMOS33";
                                                              \#Bank = 2, Pin name = IO_L40P,
   Sch name = SW3
36 #NET "SW<4>"
                       LOC = "N8"
                                  | IOSTANDARD = "LVCMOS33";
                                                              #Bank = 2, Pin name = IO_L40N,
   Sch name = SW4
37 #NET "SW<5>"
                       LOC = "U8"
                                  | IOSTANDARD = "LVCMOS33";
                                                              \#Bank = 2, Pin name = IO_L41P,
   Sch name = SW5
38 #NET "sw<6>"
                       LOC = "V8" | IOSTANDARD = "LVCMOS33";
                                                             #Bank = 2, Pin name = IO_L41N_VRE
   Sch name = SW6
39 #NET "sys_pause"
                         LOC = "T5" | IOSTANDARD = "LVCMOS33"; #Bank = MISC, Pin name = IO_1
   Sch name = SW7
```

```
40
41
   ## Buttons
42
   #NET "player1_controls<0>"
                                   LOC = "C4";
43
   NET "Padle<1>" LOC = "A8";
44
45
   NET "Padle<0>"
                        LOC = "C9";
   #NET "player2_controls<1>"
                                   LOC = "D9";
47
48
   ##NET "continue" LOC = "B8";
49
50
   ## VGA Connector
51
   NET "rgb<2>"
                   LOC = "U7";
52
   NET "rgb<2>" LOC = "V7";
53
   NET "rgb<2>" LOC = "N7";
54
   NET "rgb<1>" LOC = "P8";
55
   NET "rgb<1>"
                 LOC = "T6";
56
   NET "rgb<1>"
                   LOC = "V6";
57
                    LOC = "R7";
   NET "rgb<0>"
58
   NET "rgb<0>"
                    LOC = "T7";
59
   NET "hsync"
                        LOC = "N6";
61
   NET "vsync"
                   LOC = "P7";
62
63
   NET "KeyboardData" LOC = "J13" | PULLUP;
   NET "KeyboardClock" LOC = "L12" | PULLUP;
65
```

Summary

In this lab, we used an existing VGA driver and a bare-bones pong game and added the following features:

- 1. A second paddle
- 2. Deleted left wall
- 3. Added Keyboard Control
- 4. Added Player Decals
- 5. Added Player Initials
- 6. Fixed scoring so both players score correctly

Wall

These were all put together with components in the top module. To remove the wall, we simply commented the code that inserted the left wall.

Paddles

To add the second, we called the same paddle, remapped the left wall signal to the new paddle, and positioned that paddle on the left side, 40 pixels from the wall.

Keyboard Control

To add keyboard control, we used a keyboard controller built by <u>ress</u> on Github: https://github.com/ress/VHDL-Pong/blob/master/KeyboardController.vhd. This keyboard controller took the place of the buttons. We then mapped the keyboard clock and keyboard data in our UCF with the PULLUP option.

Player Decals and Initials

To add player decals and initials, we used GIMP and stored an ASCII PBM. We wrote a small Ruby function to process the PBM into the correct dimensions and reverse it, as well as add the quotes and commas.

Ruby to parse PBM file for the VHDL Pong Game

```
image=File.read("image.pbm")
image.scan(/.{1,103}/m).each do |line|
print "\"", line.reverse, "\"", ",", "\n"
end; nil
```

Scoring

To get the scoring working, we added a small bit of magic to keep the ball from going outside the allowable buffer, then setting the minimum left value to at or above that value: ball_x_l < MAX_X_L. After this addition, the scoring worked perfectly.

Links