```
Date: October 26, 2017
                     modul e buttonLogi c (
   input clk,
   input subsignal,
   input addsignal,
   input [9:0] max,
   output reg [7:0]k
)
          2
3
4
5
6
7
          8
                              al ways @(posedge clk) begin
  if (subsignal == 1) begin
    k <= (k - 1);
    if (k == 0) begin
        k <= max - 1;</pre>
          9
       10
       11
        12
        13
        14
                                                end
       15
                                       end
                                      if (addsignal == 1) begin
    k <= (k + 1);
    if (k > max) begin
        k <= 0;</pre>
       16
       17
       18
       19
20
21
22
                                                end
                                       end
                              end
       23
       24
                      endmodul e
```