Computer-Aided VLSI System Design

Homework 1: Arithmetic Logic Unit

Graduate Institute of Electronics Engineering, National Taiwan University



Goal



- In this homework, you will learn
 - How to read spec
 - How to design ALU with simple operations
 - How to implement various operations by Verilog
 - How to separate combinational circuit and sequential circuit
 - How to write testbench (Optional)


Introduction



- An arithmetic logic unit (ALU) is one of the components of a computer processor
- ALU performs arithmetic and bit-level logical operations in a computer
- In this homework, you are going to design an ALU with some special instructions

Block Diagram





Input/Output



Signal Name	I/O	Width	Simple Description
i_clk	I	1	Clock signal in the system
i_rst_n	I	1	Active low asynchronous reset
i_in_valid	ı	1	The signal is high if input data is ready
o_busy	0	1	Set low if ready for next input data. Set high to pause input sequence.
i_inst	- 1	4	Instruction for ALU to perform
i_data_a	I	16	Signed input data with 2's complement representation 1. For instructions 0000~0011, fixed point number (6. bit signed integer + 10. bit fraction)
i_data_b	I	16	(6-bit signed integer + 10-bit fraction)2. For instructions 0100~1001, integer (for instruction 0100, it is unsigned integer!)
o_out_valid	0	1	Set high if ready to output result
o_data	0	16	Signed output data with 2's complement representation 1. For instructions 0000~0011, fixed point number (6-bit signed integer + 10-bit fraction) 2. For instructions 0100~1001, integer

Specification (1/2)




- Active low asynchronous reset is used only once.
- All inputs are synchronized with the negative clock edge.
- All outputs should be synchronized with the positive clock edge.
 - Flip-flops should be added before all outputs.
- New pattern (i_inst, i_data_a and i_data_b) is ready only when i_in_valid is high.
- i in valid will be randomly pulled high only if o busy is low.
- o_out_valid should be high for only one cycle for each o_data.
- The testbench will sample o_data at negative clock edge if o_out_valid is high.
- You can raise o_out_valid at any moment.


Specification (2/2)



- t < 0: ALU reset
- t = 0.5: o_busy=0 \rightarrow new pattern is presented, i_in_valid=1
- t = 2.5: o_busy=1 \rightarrow no pattern is presented, i_in_valid=0
- t = 2.5: o_out_valid=1 \rightarrow o_data is sampled




Instructions



Fixed-Point Number (1/2)




- Representation used for instruction 0000~0011
 - 6-bit signed integer + 10-bit fraction = 16-bit fixed-point
- Saturation (for instruction 0000~0011)
 - If the final result exceeds the maximum (minimum) representable value of 16-bit representation, use the maximum (minimum) value as output.



Fixed-Point Number (2/2)



- Rounding (for instruction 0010 and 0011)
 - The result must be rounded to the nearest[2] representable number with 10-bit fraction first
 - For tie-breaking, round half toward positive infinity
 - Then, apply saturation to ensure the final output is a valid
 16-bit fixed-point number



Signed Add/Sub




- Topic: basic operator, sizing and signing
- i_data_a is the first operand
- i_data_b is the second operand
- o_data is the final result
- Saturation must be applied to the output

Signed Multiplication & Accumulation(1/2)

- Topic: basic operator, sizing and signing
- Implement an accumulator to buffer the intermediate value (initialized to 0 during reset)
- i_data_a is the first operand
- i_data_b is the second operand
- o_data is the accumulated result for test
- First, perform the multiply-accumulate (MAC) operation. The accumulated result is then saturated to fit within a 36-bit range(16 bits int, 20 bits fraction) before you save it
- Note that any intermediate value or accumulation value that is going to be accumulated cannot be rounded

Signed Multiplication & Accumulation(2/2)

 Rounding and saturation (to 16 bits) must be applied to the accumulation result before you output it



Taylor Expansion of Sin Function (1/2)

- Topic: linear approximation, constant division
- Implement the sin function by Taylor expansion
- The input is guaranteed to be in the range of $-1.0 \le i_data_a \le 1.0$
- Use the following **linear approximation** to compute $sin(i_a)$:

$$\sin(i_{a-1} - a_{a-1}) \cong \sum_{n=0}^{2} \frac{(-1)^n}{(2n+1)!} (i_{a-1} - a_{a-1})^{2n+1}$$

- You are not allowed to use the division operator (/) in Verilog code.
- The output (after rounding and saturation) must be exactly the same as the golden for any input value in the required range

Taylor Expansion of Sin Function (2/2)

- Topic: linear approximation, constant division
- Fixed-point constant division algorithms
 - Long division → Too slow
 - DesignWare → Banned in this homework
 - By multiplication?


Rule:

- You have to find the two 16 bits fixed points (6 bits int, 10 bits fraction) that are closest to the reciprocal in the provided equation, respectively
- Do multiplication instead of division
- Apply rounding and saturation only to the final output data

Binary to Gray Code, LRCW(1/2)




- Topic: bit-level operation, shifting
- Binary to Gray Code
- 7-bit example:



Binary to Gray Code, LRCW(2/2)




- For LRCW, you need to implement an unary encoding of the popent by Left rotation and complement-on-warp [5].
- View i_data_a as the bit mask.
- View i_data_b as the initial value.
- Calculate the CPOP of the i_data_a first, and encode it by LRCW, which is initialized by i_data_b.
 - The number of the set bits determines the iteration times.
- 4-bit example:



CPOP



- Count the number of set bits.
- For example, if a = 8'b0010_0001, then CPOP(a)=2.
- Note you have to avoid the combinational loop, where static timing analysis (STA) cannot be applied.





An error example

Right Rotation



- Topic: vector concatenation, vector part select (optional)
- Right rotation, also called right circular shift, inserts the bit that got shifted out at one end back to the other end
- i_data_a is the original pattern
- i_data_b is the shift amount, and is guaranteed to be from 0 to 16 (inclusive)






Count Leading Zeros

- Topic: for loop, combinational loop, generate block (optional)
- Count the number of consecutive 0's from MSB
- For example, if a = 8'b0010_0000, then CLZ(a)=2
- It is recommended to use for loops instead of hand crafting everything
- Be aware of combinational loop, where static timing analysis

(STA) cannot be applied

0010_0000

 $\mathsf{MSB} \longrightarrow$



An error example


Reverse Match4



- Topic: for loop, vector part select, generate block (optional)
- This is a custom bit-level operation that matches 4 bits of i_data_a and i_data_b at a time in reverse order

o_data[i] =
$$\begin{cases} \text{ (i_data_a[i+3:i] == i_data_b[15-i:12-i]),} & i=0 \sim 12\\ 0, & i=13 \sim 15 \end{cases}$$

For example:



Matrix Transpose (1/3)



- Topic: for loop, vector part select, vector array
- This instruction implement an 8*8 matrix transpose, with each entry in the matrix being 2 bits
- Thus, this operation requires collecting 8 cycles of valid input data. These cycles may arrive non-consecutively, but the entire 8-cycle transfer is guaranteed to complete before the next instruction is issued
- The input i_data_a represents one column vector at a time, which is provided in sequential order from column 0 through column 7

Matrix Transpose (2/3)



The input i_data_a is partitioned into 2-bit segments. The most significant 2-bit segment is mapped to row 0 of the matrix, continuing down to the least significant 2-bit segment, which is mapped to row 7

```
i_data_a = 11_01_00_01_10_01_11_10
(in the very first valid cycle)
```

8*8 Matrix

Col 0

Row 0 11

Row 1 01

Row 2 00

Row 3 01

Row 4 10

Row 5 **01**

Row 6 11

Row 7 10

After Transpose




Col 0 Col 1 Col 2 Col 3 Col 4 Col 5 Col 6 Col 7 Row 0 11 01 00 01 10 01 11 10

Matrix Transpose (3/3)



- The output data should be transmitted over 8 cycles. The o_valid signal must be asserted during each cycle that contains valid output data of the transposed matrix
- The valid output data should be packed into a column vector using the same format as the input vector i_data_a
- All valid results for the current matrix transpose operation must be output before the results from the subsequent instruction are transmitted



Other Requirements



- Check your code with SpyGlass
 - Goal setup: lint_rtl and lint_rtl_enhanced
 - List of waivable errors will be updated on NTU Cool
 - If you encounter any error that seems waivable, check with TA on NTU Cool
- You CANNOT implement any operation by look up tables (the scaling factors of reciprocal in instruction 0011 are allowed)
- You are NOT allowed to use DesignWare

alu.v



```
module alu #(
    parameter INST W = 4,
    parameter INT_W = 6,
    parameter FRAC_W = 10,
    parameter DATA W = INT W + FRAC W
    input
                              i_clk,
    input
                              i_rst_n,
    input
                              i_in_valid,
    output
                              o busy,
    input
              [INST_W-1:0] i inst,
    input signed [DATA_W-1:0] i_data_a,
    input signed [DATA W-1:0] i data b,
    output
                              o out valid,
            [DATA_W-1:0] o_data
    output
```

testbench.v



```
timescale 1ns/10ps
define PERIOD
                10.0
define MAX CYCLE 100000
define RST DELAY 2.0
define SEQ LEN 60
ifdef I0
   define IDATA "../00 TESTBED/pattern/INST0 I.dat"
   define ODATA "../00_TESTBED/pattern/INST0_0.dat"
   define PAT LEN 40
elsif I1
   define IDATA "../00 TESTBED/pattern/INST1 I.dat"
   define ODATA "../00 TESTBED/pattern/INST1 O.dat"
   define PAT_LEN 40
elsif I2
   define IDATA "../00_TESTBED/pattern/INST2_I.dat"
   define ODATA "../00 TESTBED/pattern/INST2 O.dat"
   define PAT_LEN 40
elsif I3
   define IDATA "../00_TESTBED/pattern/INST3_I.dat"
   define ODATA "../00 TESTBED/pattern/INST3 O.dat"
   define PAT LEN 40
elsif I4
   define IDATA "../00 TESTBED/pattern/INST4 I.dat"
   define ODATA "../00 TESTBED/pattern/INST4 O.dat"
   define PAT LEN 40
elsif I5
```

```
elsif I5
   `define IDATA "../00 TESTBED/pattern/INST5 I.dat"
   define ODATA "../00 TESTBED/pattern/INSTS O.dat"
   define PAT LEN 40
elsif I6
  define IDATA "../00 TESTBED/pattern/INST6 I.dat"
   define ODATA "../00 TESTBED/pattern/INST6 O.dat"
   `define PAT LEN 40
elsif I7
   define IDATA "../00 TESTBED/pattern/INST7 I.dat"
   define ODATA "../00 TESTBED/pattern/INST7 O.dat"
   define PAT LEN 40
elsif I8
   `define IDATA "../00 TESTBED/pattern/INST8 I.dat"
   define ODATA "../00 TESTBED/pattern/INST8 O.dat"
   define PAT LEN 40
elsif I9
   define IDATA "../00 TESTBED/pattern/INST9 I.dat"
   'define ODATA "../00 TESTBED/pattern/INST9 O.dat"
   define PAT LEN 40
else
   define IDATA "../00 TESTBED/pattern/INST0 I.dat"
   define ODATA "../00_TESTBED/pattern/INST0_0.dat"
   define PAT LEN 40
endif
```

Commands



- ./01_run <arg1>
 - vcs -full64 -R -f rtl.f +v2k -sverilog -debug_access+all +define+\$1
 - For example: ./01_run I0 (arg1 = $I0 \sim I9$)
- ./99_clean
 - Remove all temporary files
- Before you execute the shell script, change the permission of the file by chmod +x <script filename>

Pattern (Input Data)



i inst i_data_a i data b 0000 0101011001100001 0011101000100011 0000 00001101010000011 0001001110101011 000001101010010000111011111000101101 0000 0010111110001111 00100111111110000 000000010010110111011001010100001010 0000 0100110101111011 00011101101111110 0000010111011000000110010011010001111 0000 0111100100110101 0011011111100110 0000100000000010001001100000001111000 0000 0101101000010111 0111011110001010 0000 0001101001011110 0100000111001100

Pattern (Golden Output)



o_data

Submission



 Create a folder named studentID_hw1 and follow the hierarchy below (*.sv is allowed if you use SystemVerilog)

- Pack the folder studentID_hw1 into a tar file named studentID_hw1_vk.tar (k is the number of version, k =1,2,...)
 - tar -cvf studentID_hw1_vk.tar studentID_hw1
 - Use lowercase for all the letters. (e.g. r13943000_hw1_v1.tar)
 - Pack the folder on IC Design LAB server to avoid OS related problems
- Submit to NTU Cool

Grading Policy (1/3)



- Grading command
 - vcs -full64 -R -f rtl.f +v2k -sverilog -debug_access+all +define+\$1
- Released patterns: 70%

i_inst[3:0]	Operation	Score
4'b0000	Signed Addition	5%
4'b0001	Signed Subtraction	5%
4'b0010	Signed MAC	10%
4'b0011	Taylor Expansion of Sin Function	10%
4'b0100	Binary to Gray Code	5%
4'b0101	LRCW	5%
4'b0110	Right Rotation	5%
4'b0111	Count Leading Zeros	8%
4'b1000	Reverse Match4	8%
4'b1001	Matrix Transpose	9%

Grading Policy (2/3)



- Grading command
 - vcs -full64 -R -f rtl.f +v2k -sverilog -debug_access+all +define+\$1
- Hidden patterns: 30%
 - Mixture of all instructions
- SpyGlass check with error: -20%
 - Check **Discussion** on NTU Cool for waivable errors
- All your code has to be synthesizable or you will get 0 point
- Lose 5 points for any incorrect naming or format
 - Make sure all your files can be correctly unpacked and executed on IC Design LAB server

Grading Policy (3/3)



- **Deadline:** 2025/09/30 13:59:59 (UTC+8)
- Late submissions are not accepted
 - Any submission after the deadline will receive 0 points
- File corrections after the deadline should be avoided
 - Corrections for the folder name, file name, file hierarchy cause 5-point deduction
- The TA will grade your submissions by using scripts
- No plagiarism
 - Plagiarism in any form, including copying from online sources, is strictly prohibited

Discussion



- NTU Cool Discussion Forum
 - For any questions not related to assignment answers or privacy concerns, please use the NTU Cool discussion forum.
 - TAs will prioritize answering questions on the NTU Cool discussion forum
- **Email:** r13943123@ntu.edu.tw
 - Title should start with [CVSD 2025 Fall HW1]
 - Email with wrong title will be moved to trash automatically

Discussion



■ 電腦輔助積體電路系統設計 (EEE5022) > 討論 > [HW1]Discussion			
課程內容課程資訊	[HW1]Discussion 所有班別		
公告	HW1相關問題在此討論,並請以下列格式發問,方便助教按照每個問題回答		
作業	1. 問題一		
討論	2. 問題二		
Gradescope	•••		
成績	另外,若需要截圖,請勿把自己的code截圖或code文字上傳,變成大家的參考答案,若違反將扣本次作業總分10分。		
設定	祝同學們學習順心		
	by TA		
	[提醒]		
	1		
	2		
	3		

References



- [1] Reference for fixed-point representation
 - Fixed-Point Representation
- [2] Reference for rounding to the nearest
 - Rounding MATLAB & Simulink
- [3] Reference for Taylor Expansion function
 - Taylor series Wikipedia
- [4] Reference for reciprocal multiplication
 - Reciprocal Multiplication
- [5] Reference for LRCW
 - Comparing fast implementations of bit permutation instructions