

Counters

Hsi-Pin Ma

https://eeclass.nthu.edu.tw/course/18498
Department of Electrical Engineering
National Tsing Hua University




Testbenches

- Self-checking testbenches
- Self-checking testbench with testvectors



Self-Checking Testbenches (1/2)



```
module smux(out, a, b, sel);
output out;
input a,b,sel;
assign out = (a&sel) | (b&(~sel));
endmodule
```

```
module smux(xout, a, b, sel);
output xout;
input a,b,sel;

assign xout = (a&sel) | (b&sel);
endmodule
```

Hsi-Pin Ma

Correct Version

Wrong Version



Self-Checking Testbenches (2/2)

```
module test_smux;
wire OUT;
reg A,B,SEL;
smux U0(.out(OUT),.a(A),.b(B),.sel(SEL));
initial
begin
 A=0;B=0;SEL=0; #10; //apply input; wait
 if (OUT != 0) $display ("000 failed"); // check
 A=0;B=0;SEL=1; #10;
 if (OUT != 0) $display ("001 failed");
 A=0;B=1;SEL=0; #10;
 if (OUT != 1) $display ("010 failed");
 A=0;B=1;SEL=1; #10;
 if (OUT != 0) $display ("011 failed");
 A=1;B=0;SEL=0; #10;
 if (OUT != 0) $display ("100 failed");
 A=1;B=0;SEL=1; #10;
 if (OUT != 1) $display ("101 failed");
 A=1;B=1;SEL=0; #10;
 if (OUT != 1) $display ("110 failed");
 A=1;B=1;SEL=1; # 10;
 if (OUT != 1) $display ("111 failed");
end
endmodule
```

А	В	SEL	OUT	XOUT
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	1	1

Q. X	\$	Ш	III i	Ī					
010 fa 011 fa 110 fa INFO:	iled!					t 't€	est_smu	x_behav	' loade



Self-Checking Testbench with Testvectors

- Testvector file
 - Text file containing vectors of input_output from truth table


golden.txt

```
//a b sel_out
000_0
001_0
010_1
011_0
100_0
101_1
110_1
111_1
```

```
module
         est smux:
wire OUT;
reg A,B,SEL,OUT EXPECTED;
reg [2:0] vectornum;
reg [3:0] testvectors[7:0];
smux U0(.out(OUT),.a(A),.b(B),.sel(SEL));
                                            absolute directory of your golden pattern file
initial
begin
 $readmemb("C:/Users/hp/LD/smux testvector/smux testvector.srcs/sim 1/new/golden.txt", testvectors);
 vectornum=0;
end
initial
begin
 for (vectornum=0; vectornum<8; vectornum=vectornum+1)</pre>
 begin
  {A,B,SEL,OUT_EXPECTED} = testvectors[vectornum]; #10; //apply input; wait
  if (OUT != OUT EXPECTED) $display("%b%b%b failed", A, B, SEL);// check
 end
end
endmodule
```




Sequential Logic Testbench



```
module shiftref(q, in, clk, rst_n);
output [3:0] q;
input in,clk,rst_n;
always@(posedge clk or negedge rst_n)
 begin
  if (~rst_n)
   q \le 4'd0;
  else
   q \le \{q[2:0], in\};
 end
endmodule
```



Testbenches (1/3)





Testbenches (2/3)

//in q_expected

```
0 0000
                                                                                golden.txt
                                                                  1 0000
module t shiftref;
                                                                  1 0001
wire [3:0] q;
                                                                  0 0011
reg in, clk, rst_n;
                                                                  1 0110
reg [3:0] vectornum;
                                                                  0 1101
reg [4:0] testvectors[9:0];
                                                                  1 1010
reg [3:0] q_expected;
                                                                  0 0101
                                                                  0 1010
shiftreg U0(.q(q),.in(in),.clk(clk),.rst_n(rst_n));
                                                                  1 0100
initial
begin
 $readmemb("C:/Users/hp/LD/shiftreg/shiftreg.srcs/sim_1/new/golden.txt", testvectors);
 vectornum=0;
end
```



Testbenches (3/3)


```
always #5 clk=~clk;
initial
begin
 clk=0; rst n=0; in=0;
end
initial
begin
 #10 rst_n=1;
 for (vectornum=0; vectornum<10; vectornum=vectornum+1)</pre>
 begin
  #10 {in,q_expected} = testvectors[vectornum]; //apply input; wait
  if (q != q_expected) $display("%b: %b failed", in, q);// check
 end
end
endmodule
```




Modularized Binary Counter



Binary Up Counter








Binary Up Counter (bincnt.v)

```
`include "global.v"
module bincnt(
 out, // counter output
 clk, // global clock
 rst n // active low reset
);
output ['CNT_BIT_WIDTH-1:0] out; // counter output
input clk; // global clock
input rst n; // active low reset
reg [`CNT_BIT_WIDTH-1:0] out; // counter output (in always block)
reg ['CNT_BIT_WIDTH-1:0] tmp_cnt; // input to dff (in always block)
// Combinational logics
always @*
 tmp_cnt = out + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or negedge rst_n)
 if (~rst n)
  out<=0;
 else
  out<=tmp_cnt;
endmodule
```





Scan Control


```
`include "global.v"
                                                                                         1
module scan ctl(
 ssd ctl, // ssd display control signal
 ssd_in, // output to ssd display
 in0, // 1st input
 in1, // 2nd input
 in2, // 3rd input
 in3, // 4th input
 ssd ctl en // divided clock for scan control
output [BCD BIT WIDTH-1:0] ssd in; // Binary data
output [SSD_NUM-1:0] ssd_ctl; // scan control for 7-segment display
input [BCD BIT WIDTH-1:0] in0,in1,in2,in3; // binary input control for the four digits
input [SSD SCAN CTL BIT WIDTH-1:0] ssd ctl en; // divided clock for scan control
reg [SSD_NUM-1:0] ssd_ctl; // scan control for 7-segment display (in the always block)
reg [`BCD_BIT_WIDTH-1:0] ssd_in; // 7 segment display control (in the always block)
```

```
always @*
 case (ssd ctl en)
  2'b00:
  begin
   ssd ctl=4'b0111;
   ssd in=in0;
  end
  2'b01:
  begin
   ssd ctl=4'b1011;
   ssd in=in1;
  end
  2'b10:
  begin
   ssd ctl=4'b1101;
   ssd in=in2;
  end
  2'b11:
  begin
   ssd ctl=4'b1110;
   ssd in=in3;
  end
  default:
  begin
   ssd ctl=4'b0000;
   ssd in=in0;
  end
 endcase
endmodule
```



A Binary to Seven-Segment Display Decoder

```
`include "global.v"
module display(
segs, // 7-segment display
 bin // binary input
);
output reg [`SSD_BIT_WIDTH-1:0] segs; // 7-segment display out
input ['BCD_BIT_WIDTH-1:0] bin; // binary input
// Combinational Logic
always @*
 case (bin)
 `BCD_BIT_WIDTH'd0: segs = `SSD_ZERO;
 `BCD BIT WIDTH'd1: segs = `SSD ONE;
 `BCD BIT WIDTH'd2: segs = `SSD TWO;
 `BCD BIT WIDTH'd3: segs = `SSD THREE;
 `BCD BIT WIDTH'd4: segs = `SSD FOUR;
 `BCD_BIT_WIDTH'd5: segs = `SSD_FIVE;
 `BCD BIT WIDTH'd6: segs = `SSD SIX;
 `BCD BIT WIDTH'd7: segs = `SSD SEVEN;
 `BCD_BIT_WIDTH'd8: segs = `SSD_EIGHT;
 `BCD BIT WIDTH'd9: segs = `SSD NINE;
 `BCD BIT WIDTH'd10: segs = `SSD A;
 'BCD BIT WIDTH'd11: segs = 'SSD B;
 `BCD BIT WIDTH'd12: segs = `SSD C;
 `BCD BIT WIDTH'd13: segs = `SSD D;
 `BCD_BIT_WIDTH'd14: segs = `SSD_E;
 `BCD BIT WIDTH'd15: segs = `SSD F;
  default: segs = `SSD DEF;
endcase
endmodule
```





Top Module

```
`include "global.v"
module binary_counter(
    segs, // 7-segment display
    ssd_ctl, // scan control for 7-segment display
    clk, // clock from oscillator
    rst_n // active low reset
);

output [`SSD_BIT_WIDTH-1:0] segs; // 7-segment display
    output [`SSD_NUM-1:0] ssd_ctl; // scan control for 7-segment display
    input clk; // clock from oscillator
    input rst_n; // active low reset

wire clk_d; // frequency-divided clock
    wire [`CNT_BIT_WIDTH-1:0] cnt_out; // binary counter output
    wire [`SSD_SCAN_CTL_BIT_WIDTH-1:0] ssd_ctl_en;
    wire [`CNT_BIT_WIDTH-1:0] ssd_in;
```

```
// Frequency Divider
freqdiv27 U_FD0(
    .clk_out(clk_d), //divided clock output
    .clk_ctl(ssd_ctl_en), // divided scan clock for 7-segment display scan
    .clk(clk), // clock from the 40MHz oscillator
    .rst_n(rst_n) // low active reset
);

// Binary Counter
bincnt U_BC(
    .out(cnt_out), //counter output
    .clk(clk_d), // clock
    .rst_n(rst_n) //active low reset

H;
);
```

```
// Scan control
scan ctl U SC(
 .ssd_ctl(ssd_ctl), // ssd display control signal
 .ssd in(ssd in), // output to ssd display
 .in0(cnt_out), // 1st input
 .in1(4'b1111), // 2nd input
 .in2(4'b1111), // 3rd input
 .in3(4'b1111), // 4th input
 .ssd ctl en(ssd ctl en) // divided clock for scan control
);
// binary to 7-segment display decoder
display U_display(
 .segs(segs), // 7-segment display output
 .bin(ssd_in) // BCD number input
);
endmodule
```



global.v

```
// Frequency divider
'define FREQ DIV BIT 27
'define SSD SCAN CTL BIT WIDTH 2 // scan control bit with for 7-segment display
// Counter
`define CNT BIT WIDTH 4 //number of bits for the counter
// 14-segment display
'define SSD BIT WIDTH 8 // 7-segment display control
'define SSD NUM 4 //number of 7-segment display
`define BCD BIT WIDTH 4 // BCD bit width
'define SSD ZERO 'SSD BIT WIDTH'b0000 0011 // 0
`define SSD_ONE `SSD_BIT_WIDTH'b1001_1111 // 1
'define SSD TWO 'SSD BIT WIDTH'b0010 0101 // 2
`define SSD THREE `SSD BIT WIDTH'b0000 1101 // 3
'define SSD FOUR 'SSD BIT WIDTH'b1001 1001 // 4
'define SSD_FIVE_'SSD_BIT_WIDTH'b0100_1001 // 5
'define SSD SIX 'SSD BIT WIDTH'b0100 0001 // 6
'define SSD SEVEN 'SSD BIT WIDTH'b0001 1111 // 7
'define SSD_EIGHT_SSD_BIT_WIDTH'b0000_0001 // 8
'define SSD NINE 'SSD BIT WIDTH'b0000 1001 // 9
`define SSD_A `SSD_BIT_WIDTH'b0000_0101 // a
'define SSD B 'SSD BIT WIDTH'b1100 0001 // b
`define SSD C `SSD BIT WIDTH'b1110 0101 // c
`define SSD D `SSD BIT WIDTH'b1000 0101 // d
'define SSD E 'SSD BIT WIDTH'b0110 0001 // e
'define SSD F 'SSD BIT WIDTH'b0111 0001 // f
'define SSD_DEF_ 'SSD_BIT_WIDTH'b0000_0000 // default, all LEDs being lighted
```



Modularized BCD Counter




Load Default Value for DFFs

at reset of DFFs

always @(posedge clk or negedge rst_n)
if (
$$\sim$$
rst_n)
 $q \le 0$;
else
 $q \le d$;


Use MUX for conditional load to the DFFs




• **Do not** use initial



BCD Down-Counter






```
// Combinational logics
always @*
  if (value==`BCD_ZERO)
   value_tmp = `BCD_NINE;
  else
   value_tmp = value - `INCREMENT;


// register part for BCD counter
always @(posedge clk or negedge rst_n)
  if (~rst_n) value <= `BCD_ZERO;
  else value <= value_tmp;</pre>
```

clk1 and clk2 needed to be synchronized in frequency and phase!!



BCD Down-Counter





{decrease==1,value==0}




BCD Down-Counter

```
module downcounter(
 value, // counter output
 borrow, // borrow indicator
 clk, // global clock
 rst_n, // active low reset
 decrease, // counter enable control
 limit // limit for the counter
);
// Combinational logics
always @*
 if (value==`BCD_ZERO && decrease)
  begin
   value_tmp = limit;
   borrow = `ENABLED;
  end
 else if (value!=`BCD_ZERO && decrease)
  begin
   value_tmp = value - `INCREMENT;
   borrow = `DISABLED;
  end
 else
  begin
   value_tmp = value;
   borrow = `DISABLED;
  end
```

```
// register part for BCD counter
always @(posedge clk or negedge rst_n)
  if (~rst_n) value <= `BCD_ZERO;
  else value <= value_tmp;
endmodule</pre>
```



2-digit BCD Down-Counter



```
// 30 sec down counter
downcounter Udc0(
 .value(digit0), // counter value
 .borrow(br0), // borrow indicator
 .clk(clk), // global clock signal
 .rst_n(rst_n), // low active reset
 .decrease(decrease enable), // counter enable control
 .limit(`BCD NINE) // limit for the counter
);
downcounter Udc1(
 .value(digit1), // counter value
 .borrow(br1), // borrow indicator
 .clk(clk), // global clock signal
 .rst_n(rst_n), // low active reset
 .decrease(br0), // counter enable control
 .limit(`BCD_FIVE) // limit for the counter
```

counting from 59 to 0