CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 1 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza

Student UNT email ID: 10967208 ricardogarza3@my.unt.edu

Requirements:

• Design a 4-bit UP-counter which counts from 0 through n and follows the sequence $[0 \rightarrow n^0+a \rightarrow n^1+a \rightarrow n^2+a \rightarrow n^3+a \rightarrow ...]$. The start/reset state of the FSM is 0 and numbers n & a such that n, a > 0 and n > a always.

- Using behavioral modeling design the 4-bit UP-counter using different states of the FSM. Do not use any Multipliers or Adders to design the counter.
- Design a test bench which can show all the FSM states possible. Capture the waveforms and verify the results.
- UP-counter clock should be connected to switch (SW0), input number n(2-bit) should be connected to switches SW2(MSB) and SW1(LSB). Input number a(2-bit) should be connected to switches SW4(MSB) and SW3(LSB) on the Nexys 4 board. Connect reset signal to the CPU Reset push button on the Nexys 4 board. Outputs (n) should be connected to LED3(MSB) through LED0(LSB).

Learning Objectives:

The general learning objectives of this lab were to design an FSM. The FSM would be for a 4-bit UP counter that would be implemented on the Nexys 4 FPGA board

General Steps:

- 1. Design an UP counter that has two inputs, one output, a clock, and a reset
- 2. Design a testbench for all possible results of the FSM states
- 3. Update the constraint files with the correct switches
 - a. Connect clock to the first switch SW[0]
 - b. Connect reset to CPU reset button
 - c. Connect inputs to switches SW[1] SW[4]
- 4. Synthesis the program so that it is useable on Nexys board
- 5. Test the program on Nexys board

Detailed Steps:

Some detailed steps to complete this lab were

1. Design an UP-counter ports

2. Design the logic for the up counter

CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 2 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza

```
elsif(rising edge(clk)) then
if n = "10" and a = "01" then
   if count up = "0000" then
       count up <= "0010";
   elsif count_up = "0010" then
       count up <= "0011";
   elsif count up = "0011" then
       count up <= "0101";
   elsif count up = "0101" then
       count up <= "1001";
   elsif count up = "1001" then
       count up <= "0000";
   else
       count up <= "0000";
   end if;
elsif n = "11" and a = "01" then
   if count up = "0000" then
       count_up <= "0010";
   elsif count_up = "0010" then
       count up <= "0100";
   elsif count up = "0100" then
       count_up <= "1010";
   elsif count up = "1010" then
       count_up <= "0000";
   else
       count up <= "0000":
```

- 3. Afterwards design the testbench
 - a. Make sure that the ports match in the component

- 4. Afterwards run the simulation
- 5. When the simulation runs correctly attach the constraints given
- 6. Make sure to uncomment the lines needed for this lab
- 7. Make sure the ports, clock, and reset are attach to the correct switches and buttons

CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 3 of 15 Due Date: 11/11/2020


Student Name: Ricardo Garza

Student UNT email ID: 10967208 ricardogarza3@my.unt.edu

- 8. Run the synthesis, implementation and generate bitstream a.
 - a. Make sure to fix any errors generated along the way
- 9. Run on the Nexys 4 FPGA board


Observations:

Compared to the other labs this one was more challenging because of what was needed. I thought just counting up would be enough, but it was not. There is a specific pattern that was needed and not just a counter going from 0 to 15.




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 4 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 5 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 6 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 7 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 8 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 9 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 10 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 11 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 12 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza




CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 13 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza



CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 14 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza



CSCE 3730: Reconfigurable Logic Instructor: Prof. Saraju P. Mohanty Page 15 of 15 Due Date: 11/11/2020

Student Name: Ricardo Garza

Student UNT email ID: 10967208 ricardogarza3@my.unt.edu

Summary:

In this lab we learned how to design a sequence on VHDL. The sequence would count using two 2-bit numbers to output a 4-bit number. We had to learn how to properly design a reset that would work on an FPGA board properly along with a clock on a switch. I thought it would be more difficult to pass it over to the FPGA, but it turned out to be simple. I did notice that you had to delete it to the zero assigned to the first switch or else the switch doesn't do anything, and it doesn't compile.

References:

- https://www.ics.uci.edu/~jmoorkan/vhdlref/ifs.html
- https://www.fpga4student.com/2017/06/vhdl-code-for-counters-with-testbench.html
- https://www.ics.uci.edu/~jmoorkan/vhdlref/sig dec.html
- https://allaboutfpga.com/vhdl-code-for-4-bit-binary-counter/