Question 4 (20 points):

```
vecAdd2: add
                                                         a0, zero, zero
                                  10
                                  11
                                                 li
                                                         t1, 0x00008000
                 a0, zero, zero
  vecAdd1: add
                                                         t2, 0x0000C000
                                  12
                                                 li
2
           li
                 t1, 0x00008000
                 t2, 0x00009000
                                                 lw
                                                         t3, 0(t1)
                                  13
                                      next:
4 next:
                 t3, 0(t1)
           lw
                                  14
                                                 add
                                                         a0, a0, t3
           add
                 a0, a0, t3
                                                         t1, t1, 16
                                  15
                                                 addi
6
           addi
                 t1, t1, 4
                                  16
                                                 bne
                                                         t1, t2, next
           bne
                 t1, t2, next
                                                         zero, ra, 0
                                  17
                                                 jalr
8
           jalr
                 zero, ra, 0
       (a) Code for vecAdd1
                                              (b) Code for vecAdd2
```

Figure 1: Two versions of a function that sum elements of a vector.

Figure 1 shows two versions of a RISC-V code that returns the sum of some elements of a vector. Both versions of this code are executed in a processor with a 16KB L1 Data Cache with 16-byte cache blocks.

1. (5 points) Assume that this is a 32-bit address machine. How many elements of the vector are accessed by vecAdd1 and how many elements of the vector are accessed by vecAdd2?

```
VecAdd1: (0x9000-0x8000)/4 = 2^{12-2} = 2^{10} = 1024
VecAdd1: (0x0000-0x8000)/16 = 2^{14-4} = 2^{10} = 1024
```

2. (5 points) If the L1 Data Cache is directly mapped, what is the hit ratio for the L1 Data Cache for vecAdd1 and for vecAdd2?

There is no temporal data reuse in either program. Thus, all the hits are because of the size of the cache block.

For vecAdd1 every fourth data access will be a miss. Therefore the hit ratio is 75%. vecAdd2 access every fourth element of the array and thus, its hit ratio is 0%.

3. (5 points) What is the effect in the hit ratios if the L1 Data Cache retains the same total data storage of 16KB but is made two-way set associative?

The hit ratio does not change because there are no conflict misses in the direct mapped cache. Higher associativity has no effect on cold misses.

4. (5 points) This machine has a 32-bit address bus and a two-way set associative L1 Data Cache. How many bits are used for each of the following components of a data-cache access?

```
    Offset: 4 bits
    Index: <sup>16KB</sup>/<sub>16×2</sub> = 512 sets ⇒ 9 bits
    Tag: 32-9-4 = 19 bits
```