Question 4 (20 points):

```
vecAdd2: add
                                                        a0, zero, zero
                                  11
                                                 li
                                                        t1, 0x00008000
  vecAdd1: add
                 a0, zero, zero
                                                 li
                                                        t2, 0x0000C000
                                  12
           li
                 t1, 0x00008000
           li
                 t2, 0x00009000
                                  13 next:
                                                 lw
                                                        t3, 0(t1)
4 next:
           lw
                 t3, 0(t1)
                                  14
                                                 add
                                                        a0, a0, t3
           add
                 a0, a0, t3
                                                        t1, t1, 16
                                  15
                                                 addi
6
           addi
                 t1, t1, 4
                                  16
                                                 bne
                                                        t1, t2, next
           bne
                 t1, t2, next
                                                 jalr
                                                        zero, ra, 0
                                  17
8
           jalr zero, ra, 0
                                             (b) Code for vecAdd2
       (a) Code for vecAdd1
```

Figure 1: Two versions of a function that sum elements of a vector.

Figure ?? shows two versions of a RISC-V code that returns the sum of some elements of a vector. Both versions of this code are executed in a processor with a 16KB L1 Data Cache with 16-byte cache blocks.

1. (5 points) Assume that this is a 32-bit address machine. How many elements of the vector are accessed by vecAdd1 and how many elements of the vector are accessed by vecAdd2?

2. (5 points) If the L1 Data Cache is directly mapped, what is the hit ratio for the L1 Data Cache for vecAdd1 and for vecAdd2?

3. (5 points) What is the effect in the hit ratios if the L1 Data Cache retains the same total data storage of 16KB but is made two-way set associative?

4.	(5 poir	nts) Thi	s machine	has a 3	32-bit	$\operatorname{address}$	bus an	d a t	two-way	set	associative	L1	Data
	Cache.	How ma	ny bits are	e used fo	r each	of the	followin	g cor	nponents	s of	a data-cach	e a	ccess?

- Offset:
- Index:
- Tag: