
Question 1 (35 points): TinyProc Inc. is a new company in the market delivering tiny processors for the toy robot market. One of its processors, TP512, has an split data and instruction level 1 cache. The data cache is two-way set associative and the instruction cache directly mapped. Both caches use the following address mapping:



1. (10 points) What is the storage capacity, expressed in bytes, of each cache?

2. (10 points) All TinyProc Inc processors use the MIPS instruction set. A *synthetic benchmark* is a program that does not do any useful computation, instead it is created to enable computer architects to analyze the performance of individual components of a design such as the branch predictor or the memory hierarchy. Assume that the following synthetic benchmark, which executes an infinite loop, is executed in TP512. Execution starts at address 0x8000 0000.

```
0000 0008x0
                                $v0, $zero, $zero
                          add
0x8000 0004
                                $s0, 0x4000
                          lui
                                $v0, 0($s0)
0x8000 0008
              snippet1:
                          lw
0x8000 000C
                                $t2, 4($s0)
                          lw
0x8000 0010
                          add
                                $v0, $v0, $t2
0x8000 0014
                                snippet2
                          j
0x8000 0018
                          add
                                $v0, $v0, $v0
0x8000 0080
              snippet2:
                          lw
                                $t2, 128($s0)
                                $v0, $v0, $t2
0x8000 0084
                          add
0x8000 0088
                          lw
                                $t2, 132($s0)
0x8000 008C
                                $v0, $v0, $t2
                          add
0x8000 0090
                          j
                                snippet1
0x8000 0094
                          jr
                                $ra
```


In the tables below, indicate the memory addresses (expressed in hexadecimal), the tag, the index, and the offset for each access performed to the instruction and to the data cache by this synthetic benchmark. You must list the accesses into the tables in the order in which they occur in the program. Under the columns **First Iteration** and **Second Iteration** indicate if the access results in a hit or a miss in that iteration (list the outcome of accesses that occur before the first iteration of the loop in the **First Iteration** column and use "—" if the access does not occur in the iteration). For the tag you can use a combination of hexadecimal and binary notation, such as <code>OxAF78 87_01</code> where the digits before the "_" symbol are in hexadecimal and the ones after the "_" are in binary. There might be more lines in each of the tables than the number of accesses performed by the program in one iteration. Leave extra lines blank.

Instruction Cache:

Memory Address	Tag	index	Offset	First Iteration	Second Iteration

Data Cache:

Memory Address	Tag	index	Offset	First	Second
				Iteration	Iteration



4. (5 points) If the instruction cache was replaced with a 2-way set associative cache that uses the same address mapping shown above, what would be its new hit ratio for the synthetic program above? Explain your answer.