Question 1 (30 points): Provide a brief answer to each of the following questions.

| 1. | (5 points) In a MI | PS assembly | program, | given the | in struction | beq | \$s3 | \$s4 | ${\tt Target},$ | the |
|----|---------------------|--------------|-------------|-----------|--------------|-----|------|------|-----------------|-----|
| | pseudo code for the | execution of | this instru | ction is: | | | | | | |

```
PC = PC + 4
if ($s3 = $s4)
   PC = PC + signExtended(address << 2)</pre>
```

In this pseudo code address stands for the 16 least-significant bits of the instruction word.

During the execution of a MIPS program, a branch instruction is fetched from the address 0x8000 FABC. The binary representation of this instruction is 0x1274 FFF0. When this branch is taken, what is the address, expressed in hexadecimal, of the next instruction that is executed?

| Target address in hexadecimal: | |
|--------------------------------|--|
|--------------------------------|--|

2. (5 points) Given a jump instruction in a MIPS program, the target address for the jump is obtained by concatenating the four most significant bits of PC+4 with the 26 least-significant bits of the instruction word and then shifting the resulting 30 bits to the left by two.

During the execution of a MIPS program, a jump instruction is fetched from the address 0x4FFF FFFC. Which is the lowest memory address and which is the highest memory address where the target of this jump instruction can be placed in memory. Express both addresses in hexadecimal.

| Lowest address: | | Highest Address: | |
|-----------------|--|------------------|--|
|-----------------|--|------------------|--|

3. (5 points) In the translation of a C program to MIPS assembly, assume that the base address for the integer arrays A, B, and C are already in registers \$s0, \$s1 and \$s2, respectively. The indexes variables i and j are in registers \$t0 and \$t1, respectively. How many load and how many store instructions must be executed in MIPS assembly to execute the following C statement?

$$A[B[i+3]] = C[B[j+1]];$$

| Number of loads: | Number of stores: | |
|------------------|-------------------|--|

| | | her register in the MIF | 'S processor. | |
|------------------------|------------------|--------------------------------|--|---|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| ` - | , | _ | v | microprocessor from AMD as a capacity of 2 M bytes |
| each cac | he block st | tores 64 bytes, and th | nis L2 cache is 16-way | set associative. A memory |
| | | | | esents a memory address in |
| | | | _ · | lex and offset. Inside the sized for tag, index, and offset |
| | | above the address, ma | Todae Willeli Sits die die | Ja for tag, main, and onset |
| | | | | |
| | | , | | |
| | | tag | index | offset |
| | | tag | mgex | Offset |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| a / | , | = | | nemory location by multiple |
| , – | | | ent of a counter is atom 0 , and $t1 = 0x0000$ | nic. Assume that when thi |
| processor | rts executur | 15 481 010000 100 | | |
| processor | rts executii | | | |
| processor | rts executii | \$t1, 0(\$s1) | # load linked | |
| processor | | \$t1, 0(\$s1) \$t1, \$t1, 1 | <pre># load linked # increment cou</pre> | nter |
| processor | 11 | • | | |
| processor code star | ll addi sc | \$t1, \$t1, 1 \$t1, 0(\$s1) | <pre># increment cou # store conditi</pre> | |