


Figure 1: Schematic diagram for a pipelined datapath.

Question 3 (20 points):

1. (7 points) Figure ?? is a representation of the architecture of a pipelined datapath for a MIPS processor. However, if we were to implement this pipeline as represented in this schematic diagram, the operation of the processor would be incorrect. Explain why it is incorrect and the required change(s) to the datapath schematics to make its operation correct (this question is about the data flow in the datapath, we assume that the control logic, not shown in the schematic, is correctly implemented).



3. (6 points) What is the role of dirty bits in a memory hierarchy? Which write policy requires a dirty bit?