54162/74162 Fully synchronous Decade Conuter

\	Schottk	у 1	TL	_		High-SSpeed TTL				Low-Power Schottky TTL			Standard TTL				Low-Power TTL									
	Device Type	F	Package		e		_	Package C P M CF		e		Package			{e		Package			•		_	Package			
		С	P	М	CF	Device	I ype	С	Р	М	F	Device Type	С	Р	М	CF	Device Type	С	P	M)F	Device	Туре	С	Р	MCF
T. I.	SN54S162	J (t)			W (i)							SN54LS162	100			W(j)	SN54162	J (f)		,	N (i)					
	SN74S152	J (0)	N()		Ь.			<u> </u>	1	\rightarrow	_	SN74LS162	_	ΝΦ					NO:	1						
FAIRCHILD		⊢	├	-	-			-	-	+	\dashv	FM54LS162 / FM9LS162 FC74LS162 / FC9LS162	D(Î)	P()			FM93152 FC74162 / FC93162	00	P(I)	\vdash	F①				_	
		-	-	\vdash	\vdash			1	+-+	-+	-	FC/4LS162 / FC9LS162	100	rų.		-0	FC/4102/ FC33182	D(I)	ru	\vdash	rψ			┝╼┥		
MOTOROLA		t	-			 						SN74LS162		PΦ	_		MC74162	-	PO	1						_
N. S. C.										\neg		DM54LS162		0			DM54162A		T		_				\neg	\dashv
14. 3. 0.												DM74LS162	_	1			DM74162A									
PHILIPS		├-	_	┝				-	-	\dashv				Н			N74162	_	0	\vdash					_	
SIGNETICS											\equiv						S54162		B®		V ()					
		<u> </u>	<u> </u>	-	-			_	-		.—	N74LS162	├-	A ①			N74162	F()	B(0)	-	_			<u> </u>		Щ-
SIEMENS		├-	-	-		<u> </u>		 		+	\dashv		┼	\vdash			FLJ421		(0)	+				-	\dashv	$\vdash\vdash$
FUJITSU		\vdash																								
		⊢	├-	-	-			╄		-	_	74LS162	⊢	МŒ		\vdash	74162	-	H)	-	_	<u> </u>		_	_	
HITACHI		╁╴	-			-		-		\vdash	_	HD74LS162	\vdash	P ①		-	HD74162	(0)	PO	H	-			-		
MITSUBISHI							-	F		\Box		M74L S 162		PΦ	_		M53362		P(I)	П						
NEC				\vdash				\vdash	t		_	IVIT4E 3 102	H			\vdash	M33302	-	PU	\vdash	-	 		-		\dashv
110				<u> </u>	_																					
AMD			<u> </u>	-				L				Am54LS162	L													
	L							<u>L</u>	\sqcup			Am74LS162					L		1				_			1 1


Electrical Characteristica SN54LS162/SN74LS162 absolute maximum ratings over operating free-air temperature range Supply voltage, V_{CC} Operamng free-air SNS4LS - 55°C to 125°C Input voltage temperature range SN74LS 0 °C to 70°C Storage temperature range recommended operating conditions

		SN54LS162			SI	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output curre	nt, I _{OH}			400			400	μΑ
Low-level output curre	nt, IOL			4			9	mA
Input clock frequency,	fclock	0		25	0	•	25	MHz
Width of clock pulse.	tw (clock)	25			25			ns
Width of clear pulse,	twy (clear)	20			20			ns
	Data inputs A, B, C, D	20	-		20			
Catus time t	Enable P or T	20			20			1
Setup time, t _{setup}	Load	20			20			ns
	Clear	20			20			1
Hold time at any input, thold		0			0			ns
Operating free-air temperature, Ta				125	0		70	°C


electrical characterisics over recommended operating

			perature range		,			,
	PARAME		TESTCONDITIO	INS †	MIN	TYR:	MAX	UNIT
V _{IH}	High-level inpi				2			V
VIL	Low-level inpu	ut voltage			L.		0.8	V
VI	Input clamp ve	oltage	VCC = MIN. II = I2mA				~ 1.5	V
VOH High-level output voltage			V _{CC} = MIN. V _{IH} = : V _{IL} = 0.8V, I _{OH} = -	2.7	3.4		٧	
VOL Low-level output votage			V _{CC} =MIN, V _{IH} = V _{IL} =0.8V, I _{OL} -8			0.35	0.5	v
4	Input current at maximum input voltage	Coad, clock or enable T	VCC MAX. VI 7	-		0.2	mΑ	
Чн	High-level load input current	Clock or enaberT Other inputs	V _{CC} =MAX, V _I = 2.7			40 20	μΑ	
IιL	Low-level load input current	Other inputs	VCC = MAX. VI= 0.			0.8	m A	
10.5	Short-circuit o	output current •	VCC =MAX	- 20		100	mΑ	
Ісен	ICCH Supply current, all outputs high		VCC MAX. See Note 2	SN54LS		18	31	mΑ
				SN74LS		8 3		
CCL	ICCI Supply current, all outputs low		V _{CC} =MAX,	SN54LS		19	32	mΑ
			See Note 3	SN74LS		19	32	
fmax Maximum Clock frequency					25	32		MHz
TPLH from Glock to output Ripple carry			$V_{CC} = 5V$.			20	35	ns
tPHL			T _A = 25°C			18	35	
tPLH from Clock (load input high)			•,			13	24	ns
TPHL to output Any O			C _L 15pF,		<u> </u>	18	27	
tpLH from Clock (load input low)			AL = 2k!!.		13	24	ns	
tpHL to output Any Q			See Note 4			18	27	
^t PLH	from Enable T				9	14	ns	
tpHL to output Ripple carry						9	14	<u> </u>
tPHL from Clear to output Any Q					İ	20	28	пъ

Pin Assignment (Top View)



positive logic:



- For these circuits, this rating applies between the countenable inputs ${\bf P}$ and ${\bf T}_{\perp}$

 - and T.

 2. icCH is measured with the load int hen agen again with the load input low, with all other inputs high and all outputs open.

 3. IcCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

 4. Propagation delay for clearing is measured fron the clock input transition for the 162.
- † For conditions shown as MIN or MAX, use the appropriate value specified under recommeded operating conditions. \bot All typical values are at \lor C_C = 5 \lor , \bot A = 25 \lor Not more than onne output should be shorted at a time. \bot L_P \bot Propagation delay time, [ow-to-high-level output: \bot L_P \bot Propagation delay time, [ow-to-high-level output.

CONTINUED ON NEXT PAGE (次買へ続く)

54162/74162(CONTINUED)

