

**54162/74162 Fully synchronous Decade Counter**

	Schottky TTL					High-Speed TTL					Low-Power Schottky TTL					Standard TTL					Low-Power TTL				
	Device Type		Package			Device Type		Package			Device Type		Package			Device Type		Package			Device Type		Package		
			C	P	MCF			C	P	MCF			C	P	MCF			C	P	MCF			C	P	MCF
T. I.	SN54S162		J (D)		W (D)						SN54LS162		J (D)		W (D)	SN54162		J (D)		W (D)					
	SN74S162		J (D)	N (D)							SN74LS162		J (D)	N (D)		SN74162		J (D)	N (D)						
FAIRCHILD											FM54LS162 / FM74LS162		D (D)	P (D)	F (D)	FM54162		D (D)	P (D)	F (D)					
											FC74LS162 / FC74LS162		D (D)	P (D)	F (D)	FC74162 / FC74162		D (D)	P (D)	F (D)					
MOTOROLA											SN74LS162				P (D)	MC74162				P (D)					
N. S. C.											DM54LS162				(D)	DM54162A									
											DM74LS162				(D)	DM74162A									
PHILIPS																									
																N74162				(D)					
SIGNETICS											N74LS162				A (D)	SS4162				F (D)	B (D)	W (D)			
																N74162				F (D)	B (D)				
SIEMENS																FLJ421				(D)					
FUJITSU											74LS162				M (D)	74162				H (D)					
HITACHI											HD74LS162				P (D)	HD74162				(D)	P (D)				
MTSUBISHI											M74LS162				P (D)	M53362				P (D)					
NEC																									
AMD											Am54LS162														
											Am74LS162														

**Electrical Characteristics SN54LS162/SN74LS162**

 absolute maximum ratings over operating  
 'free-air temperature range

Supply voltage, $V_{CC}$	7 V	Operating free-air temperature range	SN54LS	-55°C to 125°C
Input voltage	7 V		SN74LS	0°C to 70°C
		Storage temperature range		-65°C to 150°C

**recommended operating conditions**

	SN54LS162			SN74LS162			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			400			400	$\mu$ A
Low-level output current, $I_{OL}$			4			9	mA
Input clock frequency, $f_{clock}$	0		25	0	*	25	MHz
Width of clock pulse, $t_w$ (clock)	25			25			ns
Width of clear pulse, $t_w$ (clear)	20			20			ns
Setup time, $t_{setup}$	Data inputs A, B, C, D	20		20			ns
	Enable P or T	20		20			
	Load	20		20			
	Clear	20		20			
Hold time at any input, $t_{hold}$	0			0			ns
Operating free-air temperature, $T_A$	55		125	0		70	°C

**electrical characteristics over recommended operating  
 free-air temperature range**

PARAMETER*	TEST CONDITIONS†	MIN	TYR‡	MAX	UNIT
$V_{IH}$ High-level input voltage		2			V
$V_{IL}$ Low-level input voltage				0.8	V
$V_I$ Input clamp voltage	$V_{CC} = \text{MIN.}$ , $I_I = -12 \text{ mA}$			1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN.}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OH} = -400 \mu\text{A}$	2.7	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN.}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 8 \text{ mA}$	0.35	0.5		V
$I_I$ Input current at maximum input voltage	Load, clock or enable T Other input			0.2 0.1	mA
$I_{IH}$ High-level load input current	Clock or enable T Other inputs			40 20	$\mu$ A
$I_{IL}$ Low-level load input current	Clock or enable T Other inputs			0.8 0.4	mA
$I_{OS}$ Short-circuit output current	$V_{CC} = \text{MAX}$	-20		100	mA
$I_{CCH}$ Supply current, all outputs high	$V_{CC} = \text{MAX.}$ See Note 2	SN54LS 18		31	mA
$I_{CCL}$ Supply current, all outputs low	$V_{CC} = \text{MAX.}$ See Note 3	SN54LS 19		32	mA
$f_{max}$ Maximum Clock frequency		25	32		MHz
$t_{PLH}$ from Clock to output Ripple carry	$V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ \text{C}$ , $C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Note 4		20	35	ns
$t_{PHL}$ from Clock (load input high) to output Any Q			18	35	ns
$t_{PLH}$ from Clock (load input low) to output Any Q			13	24	ns
$t_{PHL}$ from Enable T to output Any Q			18	27	ns
$t_{PLH}$ from Enable T to output Ripple carry			9	14	ns
$t_{PHL}$ from Clear to output Any Q			20	28	ns


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .


◆ Not more than one output should be shorted at a time.

 \*  $t_{PLH}$  = propagation delay time, low-to-high-level output.

 †  $t_{PHL}$  = propagation delay time, high-to-low-level output.

**Pin Assignment (Top View)**


positive logic:

**Functional Block Diagram**

**162 SYNCHRONOUS DECADE COUNTER**


- NOTES: 1. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the countenable inputs P and T.
2.  $I_{CCH}$  is measured with the load in ten again with the load input low, with all other inputs high and all outputs open.
3.  $I_{CCL}$  is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.
4. Propagation delay for clearing is measured from the clock input transition for the 162.

CONTINUED ON NEXT PAGE


(次頁へ続く)

## 54162/74162 (CONTINUED)

## Functional Block Diagrams



'S162 SYNCHRONOUS DECADE COUNTER



'LS162 SYNCHRONOUS DECADE COUNTER

## typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

1. Clear outputs to zero
2. Preset to BCD seven
3. Count to eight, nine, zero, one, two, and three
4. Inhibit

