

CECS 225: 8X8 REGISTER FILE

OBJECTIVE: Create an 8x8 Register file.

PROCEDURE: The following files will be needed:

- **flop.v**
- **mux2to1.v**
- **reg8.v**

Create an 8to1 mux in a file named **mux8to1.v** according to the following verilog module definition:


```
1 module mux8to1(input [7:0] d0,d1,d2,d3,d4,d5,d6,d7,
2               input [2:0] s,
3               output reg [7:0] y);
4     always @(*)
5     case(s)
6         3'b000: y = d0;
7         3'b001: y = d1;
8         3'b010: y = d2;
9         3'b011: y = d3;
10        3'b100: y = d4;
11        3'b101: y = d5;
12        3'b110: y = d6;
13        3'b111: y = d7;
14        default: y = 8'bx;
15    endcase
16 endmodule
```

Create a 3to8 decoder in a file named **decoder3to8.v** according to the following Verilog module definition:

```
1 module decoder3to8(input [2:0] a,
2                   output reg [7:0] d);
3     always @(*)
4     case(a)
5         3'b000: d = 8'b0000_0001;
6         3'b001: d = 8'b0000_0010;
7         3'b010: d = 8'b0000_0100;
8         3'b011: d = 8'b0000_1000;
9         3'b100: d = 8'b0001_0000;
10        3'b101: d = 8'b0010_0000;
11        3'b110: d = 8'b0100_0000;
12        3'b111: d = 8'b1000_0000;
13        default: d = 8'bx;
14    endcase
15 endmodule
```

CECS 225: 8X8 REGISTER FILE

Create the 8x8 Register File according to the following block diagram:



CECS 225: 8X8 REGISTER FILE

Use the skeleton code below to get started. Create a file named regfile8x8.v

```
1  `include "mux8to1.v"
2  `include "decoder3to8.v"
3  `include "reg8.v"
4  module regfile8x8(input clk,
5                    input we3,
6                    input [2:0] ra1, ra2, wa3,
7                    input [7:0] wd3,
8                    output [7:0] rd1, rd2);
9  wire [7:0] we,e; //write enable internal wires
10 wire [7:0] q0, q1, q2, q3, q4, q5, q6, q7;
11
12  decoder3to8
13  d38(wa3,we);
14
15  and
16  a0(    , we[0], we3),
17  a1(    ,    , we3),
18  a2(    ,    , we3),
19  a3(    ,    , we3),
20  a4(    ,    , we3),
21  a5(    ,    ,    ),
22  a6(    ,    ,    ),
23  a7(e[7],    ,    );
24
25  reg8
26  r0(clk, e[0], wd3, q0),
27  r1(    ,    ,    ),
28  r2(    ,    ,    ),
29  r3(    ,    ,    ),
30  r4(    ,    ,    ),
31  r5(    ,    ,    ),
32  r6(    ,    ,    ),
33  r7(    ,    ,    );
34
35  mux8to1
36  m0(    ,    ,    ),
37  m1(    ,    ,    );
38
39  endmodule
```

Leave the **design.sv** file empty as we will not be using it in this project.

CECS 225: 8X8 REGISTER FILE

Source code for testbench.sv is provided below:

```
`include "regfile8x8.v"
module regfiletester;
    reg clk, we3; reg [2:0] ra1, ra2, wa3;
    reg [7:0] wd3; wire [7:0] rd1, rd2;
    integer i;
    regfile8x8 uut(clk,we3,ra1,ra2,wa3,wd3,rd1,rd2);
    always #5 clk = ~clk; //clock pulse generation
    initial begin
        clk = 1'b1; we3 = 1'b0;
        $display("Initial register contents");
        register_dump; we3 = 1'b1;
        for(i = 0; i < 9; i = i + 1)
            begin
                @(negedge clk) wd3 = 16*i; wa3 = i; ra1 = i;
                $display("register %d gets 0x%h",wa3,wd3);
            end
        we3 = 1'b0;
        $display("\nFinal register contents");
        register_dump;
        $finish;
    end
    task register_dump;
        for(i = 0; i < 8; i = i + 2)
            begin
                @(negedge clk)
                    ra1 = i; ra2 = i+1;
                @(posedge clk) #1
                    $display("register %d contains the value 0x%h",ra1,rd1);
                    $display("register %d contains the value 0x%h",ra2,rd2);
            end
    endtask
endmodule
```

CECS 225: 8X8 REGISTER FILE

Test results for a properly functioning 8-bit register is shown below:

Initial register contents

register 0 contains the value 0xxx
register 1 contains the value 0xxx
register 2 contains the value 0xxx
register 3 contains the value 0xxx
register 4 contains the value 0xxx
register 5 contains the value 0xxx
register 6 contains the value 0xxx
register 7 contains the value 0xxx

register 0 gets 0x00
register 1 gets 0x10
register 2 gets 0x20
register 3 gets 0x30
register 4 gets 0x40
register 5 gets 0x50
register 6 gets 0x60
register 7 gets 0x70
register 0 gets 0x80

Final register contents

register 0 contains the value 0x00
register 1 contains the value 0x10
register 2 contains the value 0x20
register 3 contains the value 0x30
register 4 contains the value 0x40
register 5 contains the value 0x50
register 6 contains the value 0x60
register 7 contains the value 0x70

Done

◀

CECS 225: 8X8 REGISTER FILE

If your module did not work correctly get assistance from the instructor or a reputable student to troubleshoot your design.

WHAT TO TURN IN: Once the modules in this lab are working correctly:

- Copy the contents of your **regfile8x8.v** module to a file named **regfile8x8.txt**
- upload **regfile8x8.txt** to the beachboard dropbox for **regfile8x8**

NOTE:

Keep the source files from this lab as they will be used in future Labs!