



## LAB 5

### MIPS Memory Access Stage

In the single cycle MIPS processor, there are 5 stages of execution. The Memory access stage is where the data memory can be written to for a store word instruction or read from for a load word instruction. Also there is logic to see if a branch will be taken:



Create Data Memory in a file named **dmem.v** and name the module **dmem**, as per Figure 5.2.




```

1 module dmem(clk, we, a, wd, rd);
2   input clk, we;
3   input [31:0] a, wd;
4   output [31:0] rd;
5   reg [31:0] RAM[63:0];
6   assign rd=RAM[a[31:2]];
7   always @(posedge clk)
8     if (we) RAM[a[31:2]] <= wd;
9 endmodule

```

Figure 5.2: Code for dmem module

Use the block diagram on page 1 and complete the module skeleton given in Figure 5.3 to create the mem stage:



```

1 'include "dmem.v"
2 module MEM_Stage(
3
4     clk,
5     regwritee,
6     memtorege,
7     memwritem,
8     branchm,
9     zerom,
10    aluoute,
11    writedatam,
12    writerege,
13    pcsrcm,
14    pcbranche,
15    regwritem,
16    memtoregm,
17    aluoutm,
18    readdatam,
19    writeregm,
20    pcbranchm
21  );
22  input clk, regwritee, memtorege, memwritem, branchm, zerom;
23  input [31:0] aluoute, pcbranche, writedatam;
24  input [4:0] writerege;
25  output pcsrcm, regwritem, memtoregm;
26  output [31:0] aluoutm, readdatam, pcbranchm;
27  output [4:0] writeregm;
28
29  assign regwritem = regwritee, memtoregm = memtorege,
30         pcsrcm = branchm & zerom, aluoutm = aluoute,
31         writeregm = writerege, pcbranchm = pcbranche;
32
33  dmem dmem(
34
35  );
36 endmodule

```

Figure 5.3: Skeleton of the code for MEM stage module

Test your design to ensure it works correctly using the Verilog test fixture code in Figure 5.4. Correct test results are shown on the Figure 5.5.

```

testbench.vv
1 module t_MEM_Stage();
2   reg  clk, regwritee, memtorege, memwritem, branchm, zerom;
3   reg  [31:0] aluoute, pcbranche, writedatam;
4   reg  [4:0] writerege;
5   wire pcsrcm, regwritem, memtoregm;
6   wire [31:0] aluoutm, readdatam, pcbranchm;
7   wire [4:0] writeregm;   integer i;
8
9   MEM_Stage dut(clk, regwritee, memtorege, memwritem, branchm, zerom,
10                aluoute, writedatam, writerege, pcsrcm, pcbranche,
11                regwritem, memtoregm, aluoutm, readdatam, writeregm,
12                pcbranchm);
13   always #5 clk = ~clk; //clock pulse generation
14   initial begin clk = 1; // $dumpfile("dump.vcd"); $dumpvars(0,dut);
15     @(negedge clk) rndctrlsig(); showmem(); checksignals();
16     memwritem = 1; aluoute = 32'h0; writedatam = 32'h01010101;
17     @(negedge clk) rndctrlsig(); showmem(); checksignals();
18     memwritem = 1; aluoute = 32'h4; writedatam = 32'h12121212;
19     @(negedge clk) rndctrlsig(); showmem(); checksignals();
20     memwritem = 1; aluoute = 32'h8; writedatam = 32'h23232323;
21     #10 showmem(); $finish;
22   end
23   task checksignals; begin @(posedge clk) #1
24     if(regwritem != regwritee || memtoregm != memtorege ||
25        pcsrcm != (branchm & zerom) || aluoutm != aluoute ||
26        writeregm != writerege || pcbranchm != pcbranche)
27       begin $display("Test Failed: Control Signals faulty"); $finish; end
28     else begin $display("Control signals OK"); end
29   end task
30   task rndctrlsig;
31     {regwritee, memtorege, branchm, zerom, writerege, pcbranche} = $random;
32   endtask
33   task showmem; begin @(posedge clk) #1
34     for(i = 0; i < 4; i = i + 1)
35       $display("dmem[%h] = %h", i, dut.dmem.RAM[i]);
36   end task
37 endmodule

```


Figure 5.4: Testbench for the MEM\_Stage module

## WHAT TO SUBMIT

Once you have verified proper functionality of your project, copy the contents of **MEM\_Stage module (design.sv)** to a text file named **MEM\_Stage.txt** and upload the BeachBoard Dropbox for Lab 5. Additionally, upload your Lab report (see the LabReportTemplate in the Documents folder on BeachBoard).

**NOTE:** keep these lab files as they will be needed for future labs!

Created by Josh Hayter, updated by Jelena Trajkovic



The screenshot shows a terminal window with a blue header bar containing 'Log' and 'Share' buttons. The main area displays the output of an Icarus Verilog simulation. The output includes several lines of memory values (dmem) and control signals. The memory values are shown in hexadecimal and binary. The control signals are shown as 'OK'. The terminal window has a blue border and a blue background for the header bar.

```
[2017-03-20 10:41:41 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
dmem[00000000] = xxxxxxxx
dmem[00000001] = xxxxxxxx
dmem[00000002] = xxxxxxxx
dmem[00000003] = xxxxxxxx
Control signals OK
dmem[00000000] = 01010101
dmem[00000001] = xxxxxxxx
dmem[00000002] = xxxxxxxx
dmem[00000003] = xxxxxxxx
Control signals OK
dmem[00000000] = 01010101
dmem[00000001] = 12121212
dmem[00000002] = xxxxxxxx
dmem[00000003] = xxxxxxxx
Control signals OK
dmem[00000000] = 01010101
dmem[00000001] = 12121212
dmem[00000002] = 23232323
dmem[00000003] = xxxxxxxx
Done
```