


LAB 7

MIPS Execute Stage

In the single cycle MIPS processor, there are 5 stages of execution. The Execute stage primarily involves the ALU which is used to calculate the result of R-Type instructions, performs subtraction to check equality of operands of BEQ, and calculates address for load/store operations:



Get the mux2.v file from a previous lab.

Get the 32-bit adder from a previous lab.

A left shifter is needed. Use **sl2.v** with Verilog module definition given below:

```

1 module sl2(a, y);
2     input    [31:0] a;
3     output   [31:0] y;
4     assign   y = {a[29:0], 2'b00};
5 endmodule
6

```

Figure 7.2: Shift-left module

Create Arithmetic Logic Unit in a file named **alu.v** and name the module **alu**:

```

1 module alu(srca, srcb, alucontrol, aluout, zero);
2     input [31:0] srca, srcb;
3     input [2:0] alucontrol;
4     output [31:0] aluout;
5     output zero;
6
7     assign aluout = (alucontrol == 0) ? srca & srcb :
8         (alucontrol == 1) ? srca | srcb :
9         (alucontrol == 2) ? srca + srcb :
10        (alucontrol == 6) ? srca - srcb :
11        (alucontrol == 7) ? (srca < srcb) :
12        32'hx, //default aluout value
13        zero = !aluout;
14 endmodule

```

Figure 7.3: ALU module

Use the block diagram on page 1 and complete the module skeleton in Figure 7.4 to create the IF stage:

```

1  `include "mux2.v"
2  `include "adder32.v"
3  `include "sl2.v"
4  `include "alu.v"
5
6  module EX_Stage(
7      regwrited,
8      memtoregd,
9      memwrited,
10     branchd,
11     alucontrole,
12     alusrce,
13     regdste,
14     srcae,
15     writedatad,
16     rte,
17     rde,
18     signimme,
19     pcplus4e,
20     regwritee,
21     memtorege,
22     memwritee,
23     branche,
24     zeroe,
25     aluoute,
26     writedatae,
27     writerege,
28     pcbranche
29 );
30     input  regwrited, memtoregd, memwrited,
31           branchd, alusrce, regdste;
32     input  [2:0]    alucontrole;
33     input  [31:0]   srcae, writedatad, signimme, pcplus4e;
34     input  [4:0]    rte, rde;
35     output regwritee, memtorege, memwritee, branche, zeroe;
36     output [31:0]   aluoute, writedatae, pcbranche;
37     output [4:0]    writerege;
38
39     wire    [31:0]   srcbe, signimmshe;
40
41     assign regwritee  =  regwrited,
42            memtorege  =  memtoregd,
43            memwritee  =  memwrited,
44            branche    =  branchd,
45            writedatae =  writedatad;
46
47     alu alu( );
48
49     mux2 #(32) srcbmux( );
50
51     mux2 #(5) wrmux( );
52
53     sl2  immsh( );
54
55     adder32  pcadd2( );
56 endmodule

```

Figure 7.4: Skeleton of the EXE_Stage module

Test your design to ensure it works correctly using the Verilog test fixture shown in the Figure 7.5. The expected output is shown in Figure 7.6.

```

1 module t_EX_Stage;
2   reg   regwrited, memtoregd, memwrited, branchd, alusrce, regdste;
3   reg   [2:0] alucontrol;
4   reg   [31:0] srcae, writedatad, signimme, pcplus4e;
5   reg   [4:0] rte, rde;
6   wire  regwritee, memtorege, memwritee, branche, zeroe;
7   wire  [31:0] aluoute, writedatae, pcbranche;
8   wire  [4:0] writerege; integer i;
9   EX_Stage dut(regwrited, memtoregd, memwrited, branchd,
10               alucontrol, alusrce, regdste, srcae,
11               writedatad, rte, rde, signimme, pcplus4e,
12               regwritee, memtorege, memwritee, branche,
13               zeroe, aluoute, writedatae, writerege,
14               pcbranche);

15   initial begin
16     srcae = 32'h00001212;   writedatad = 32'h00003434;
17     signimme = 32'hfffffff;   pcplus4e = 32'h44444444;
18     for(i = 0; i < 8; i = i + 1)
19       testcase;
20     #10 $finish;
21   end
22   task testcase;   begin
23     {regwrited, memtoregd, memwrited, branchd, alusrce, regdste} = $random;
24     alucontrol = i;
25     case(alucontrol)
26       0: $display("ALU is performing AND");
27       1: $display("ALU is performing OR");
28       2: $display("ALU is performing ADD");
29       6: $display("ALU is performing SUB");
30       7: $display("ALU is performing SLT");
31       default: $display("ALU Operation is invalid");
32     endcase
33     #1 $display("aluoute = %h", aluoute);
34     if(zeroe != (!aluoute)) $display("zero flag is malfunctioning");
35     if(regwritee != regwrited || memtorege != memtoregd ||
36        memwritee != memwrited || branche != branchd || writedatae != writedatad)
37       begin $display("Control signals did not pass correctly"); $finish; end
38     if(pcbranche != ({signimme[29:0], 2'b00}+pcplus4e)) begin
39       $display("Branch Adder is malfunctioning"); $finish; end
40     if(i == 3) i = 5;
41   end endtask
42 endmodule

```

Figure 7.5: Testbench for the EXE_Stage module

WHAT TO SUBMIT

Once you have verified proper functionality of your project, copy the contents of **EXE_Stage module (design.sv)** to a text file named **EXE_Stage.txt** and upload the BeachBoard Dropbox for Lab 6. Additionally, upload your Lab report (see the LabReportTemplate in the Documents folder on BeachBoard).

NOTE: keep these lab files as they will be needed for future labs!

Created by Josh Hayter, updated by Jelena Trajkovic

```
ALU is performing AND
aluoute = 00001010
ALU is performing OR
aluoute = 00003636
ALU is performing ADD
aluoute = 00004646
ALU Operation is invalid
aluoute = xxxxxxxx
ALU is performing SUB
aluoute = ffffddde
ALU is performing SLT
aluoute = 00000001
Done
```

Figure 7.6: Expected output for the Lab 7