


LAB 6

MIPS Instruction Fetch Stage

In the single cycle MIPS processor, there are 5 stages of execution. The Instruction Fetch access stage is where the an instruction's machine code is fetched from IMEM and the Program Counter value is incremented, then Program Counter is updated according to next PC logic:



Get the mux2.v file from a previous lab.

A configurable size register is needed. Use **flopr.v** with Verilog module definition given below:

```

1 module flopr #(parameter WIDTH = 8)
2   (input clk, reset, input  [WIDTH-1:0] d, output reg  [WIDTH-1:0] q);
3   always @(posedge clk, posedge reset)
4     if( reset ) q = 0;
5     else      q = d;
6 endmodule

```

Figure 6.2: Register module

Create a 32-bit adder in a file named **adder32.v** which is defined below:

```

1 module adder32(input [31:0] a,b, output [31:0] y);
2   assign y = a + b;
3 endmodule

```

Figure 6.3: 32-bit adder module

Create Instruction Memory in a file named **imem.v** and name the module **imem**:

```

1 module imem(input [5:0] a, output [31:0] rd);
2   reg      [31:0] RAM[63:0];
3   assign rd=RAM[a]; // word aligned
4 endmodule

```

Figure 6.4: Instruction memory module

Use the block diagram on page 1 and complete the module skeleton below to create the IF stage:

```

1 `include "mux2.v"
2 `include "flopr.v"
3 `include "adder32.v"
4 `include "imem.v"
5 module IF_Stage(input clk, pcsrc, reset, input [31:0] pcbranch,
6               output [31:0] instr, output [31:0] pcplus4);
7   wire [31:0] pc, pcnext;
8   assign pc[31:8] = 0;
9
10  //***** next PC logic *****/
11  // The program counter
12  flopr pcreg( , ,pcnext[7:0],pc[7:0]);
13
14  // pc increment adder
15  adder32 pcadd({24'h0,pc[7:0]},32'h4, );
16
17  // branch mux
18  mux2 #(32) pcbrmux( );
19
20
21  //***** Instruction Memory *****/
22  imem imem( pc[7:2], );
23
24 endmodule

```

Figure 6.5: Skeleton of the code of IF Stage module

Test your design to ensure it works correctly using the Verilog test fixture code below:

```

testbench.sv
1 module t_IF;
2   reg clk, pcsrc, reset;
3   reg [31:0] pcbranch;
4   wire [31:0] instr, pcplus4;
5
6   IF_Stage dut(clk, pcsrc, reset, pcbranch, instr, pcplus4);
7
8   integer i;
9   always #5 clk = ~clk;
10  initial begin
11    clk = 1;
12    reset = 1;
13    #1
14    reset = 0;
15    for ( i = 0; i < 64; i = i + 1)
16      dut.imem.RAM[i] = $random;
17    for ( i = 0; i < 10; i = i + 1)
18      testcase;
19    #1 $finish;
20  end
21
22  task testcase;
23    begin
24      @(negedge clk) {clk, pcsrc, reset, pcbranch} = $random;
25      reset = 0; // this was added
26
27      @(posedge clk) $display("Test Case %d", i);
28      #1 $display("pcsrc = %b\tpcbranch = %h", pcsrc, pcbranch);
29      $display("pc = %h\tinstr = %h", dut.pc, instr);
30      $display("pcnext=%h\t reset=%h", dut.pcnext, dut.reset); // this was added too
31    end
32  endtask
33
34 endmodule

```

Figure 6.6: Testbench for the IF_Stage module – updated on 03/26/2019 @ 11:20 am

WHAT TO SUBMIT

Once you have verified proper functionality of your project, copy the contents of **IF_Stage module (design.sv)** to a text file named **IF_Stage.txt** and upload the BeachBoard Dropbox for Lab 6. Additionally, upload your Lab report (see the LabReportTemplate in the Documents folder on BeachBoard).

NOTE: keep these lab files as they will be needed for future labs!

Created by Josh Hayter, updated by Jelena Trajkovic and debugged by one of Jelena's students

Correct test results are shown below:		Test Case 5	
Test Case	0	pcsrc = 0	pcbranch = 0aaa4b15
pcsrc = 0	pcbranch = 42f24185	pc = 00000082	instr = c03b2280
pc = 00000004	instr = c0895e81	pcnext=00000086	reset=0
pcnext=00000008	reset=0	Test Case	6
Test Case	1	pcsrc = 0	pcbranch = 78d99bf1
pcsrc = 0	pcbranch = 27f2554f	pc = 00000086	instr = 10642120
pc = 00000008	instr = 8484d609	pcnext=0000008a	reset=0
pcnext=0000000c	reset=0	Test Case	7
Test Case	2	pcsrc = 0	pcbranch = 6c9c4bd9
pcsrc = 1	pcbranch = 9dcc603b	pc = 0000008a	instr = 557845aa
pc = 0000003b	instr = 7cfde9f9	pcnext=0000008e	reset=0
pcnext=9dcc603b	reset=0	Test Case	8
Test Case	3	pcsrc = 0	pcbranch = 31230762
pcsrc = 0	pcbranch = 1d06333a	pc = 0000008e	instr = cecccc9d
pc = 0000003f	instr = e33724c6	pcnext=00000092	reset=0
pcnext=00000043	reset=0	Test Case	9
Test Case	4	pcsrc = 0	pcbranch = 2635fb4c
pcsrc = 1	pcbranch = bf23327e	pc = 00000092	instr = cb203e96
pc = 0000007e	instr = 0573870a	pcnext=00000096	reset=0
pcnext=bf23327e	reset=0		

Figure 6.6: Expected output for the IF_Stage module – updated on 03/26/2019 @ 11:20 am