
LAB 5 MIPS Memory Access Stage

In the single cycle MIPS processor, there are 5 stages of execution. The Memory access stage is where the data memory can be written to for a store word instruction or read from for a load word instruction. Also there is logic to see if a branch will be taken:



Create Data Memory in a file named dmem.v and name the module dmem, as per Figure 5.2.

Figure 5.2: Code for dmem module

Use the block diagram on page 1 and complete the module skeleton given in Figure 5.3 to create the mem stage:

```
dmem.v × +
design.sv
1 'include "dmem.v"
2 module MEM_Stage(
3
                            clk,
4
                            regwritee,
5
                            memtorege.
6
                            memwritem,
7
                            branchm,
8
                            zerom,
9
                            aluoute,
10
                            writedatam,
11
                            writerege,
12
                            pcsrcm,
13
                            pcbranche,
14
                            regwritem,
15
                            memtoregm,
16
                            aluoutm,
17
                            readdatam.
18
                            writeregm,
19
                            pcbranchm
20
                            );
21
     input clk, regwritee, memtorege, memwritem, branchm, zerom;
22
     input [31:0] aluoute, pcbranche, writedatam;
23
     input [4:0]
                     writerege;
24
     output pcsrcm, regwritem, memtoregm;
25
     output [31:0] aluoutm, readdatam, pcbranchm;
26
     output [4:0] writeregm;
27
28
               regwritem = regwritee, memtoregm = memtorege,
     assign
29
                            branchm & zerom, aluoutm = aluoute,
30
               writeregm = writerege, pcbranchm = pcbranche;
31
32
     dmem dmem(
                                                                 );
33 endmodule
34
```

Figure 5.3: Skeleton of the code for MEM stage module

Test your design to ensure it works correctly using the Verilog test fixture code in Figure 5.4. Correct test results are shown on the Figure 5.5.

```
testbench.sv
1 module t_MEM_Stage();
           clk, regwritee, memtorege, memwritem, branchm, zerom;
    reg
           [31:0] aluoute, pcbranche, writedatam;
    rea
4
    reg
           [4:0] writerege:
5
    wire pcsrcm, regwritem, memtoregm;
6
    wire
           [31:0] aluoutm, readdatam, pcbranchm;
7
    wire [4:0] writeregm;
                               integer i:
8
9
    MEM_Stage dut(clk, regwritee, memtorege, memwritem, branchm, zerom,
10
                   aluoute, writedatam, writerege, pcsrcm, pcbranche,
11
                   regwritem, memtoregm, aluoutm, readdatam, writeregm,
12
                   pcbranchm);
13
    always #5 clk = ~clk; //clock pulse generation
    initial begin clk = 1;// $dumpfile("dump.vcd"); $dumpvars(0,dut);
14
15
      @(negedge clk) rndctrlsig(); showmem(); checksignals();
16
      memwritem = 1; aluoute = 32'h0; writedatam = 32'h01010101;
17
      @(negedge clk) rndctrlsig(); showmem(); checksignals();
18
      memwritem = 1; aluoute = 32'h4; writedatam = 32'h12121212;
19
      @(negedge clk) rndctrlsig(); showmem(); checksignals();
20
      memwritem = 1; aluoute = 32'h8; writedatam = 32'h23232323;
21
      #10 showmem(); $finish;
22
    end
23
    task checksignals; begin @(posedge clk) #1
24
      if(regwritem != regwritee || memtoregm != memtorege ||
25
        pcsrcm != (branchm & zerom) || aluoutm != aluoute ||
26
        writeregm != writerege || pcbranchm != pcbranche)
27
        begin $display("Test Failed: Control Signals faulty"); $finish; end
28
      else begin $display("Control signals OK"); end
29
    end endtask
30
    task rndctrlsig;
31
       {regwritee, memtorege, branchm, zerom, writerege, pcbranche} = $random;
32
    endtask
33
    task showmem; begin @(posedge clk) #1
34
       for(i = 0; i < 4; i = i + 1)
35
         $display("dmem[%h] = %h",i,dut.dmem.RAM[i]);
36
    end endtask
37 endmodule
```

Figure 5.4:Testbench for the MEM_Stage module

WHAT TO SUBMIT

Once you have verified proper functionality of your project, copy the contents of MEB_Stage module (design.sv) to a text file named MEM_Stage.txt and upload the BeachBoard Dropbox for Lab 5. Additionally, upload your Lab report (see the LabReportTemplete in the Documents folder on BeachBoard).

NOTE: **keep** these lab files as they will be needed for future labs!

Created by Josh Hayter, updated by Jelena Trajkovic

