LAB 7 MIPS Execute Stage

In the single cycle MIPS processor, there are 5 stages of execution. The Execute stage primarily involves the ALU which is used to calculate the result of R-Type instructions, performs subtraction to check equality of operands of BEQ, and calculates address for load/store operations:




Figure 7.1: a) MIPS data path; b) Close-up of the EXE stage


RegWriteE, MemtoRegE, MemWriteE, and BrancheE signals are passed along but do not control any hardware in the EX stage.

ALUControlE: makes the ALU perform a specific operation

ALUSrcE: when equal to 0 the ALU input B receives output of register File, when equal to 1 the ALU input B receives immediate data

RegDstE: When equal to 0 then RT will choose the register to be written for the current isntruction's writeback stage, When equal to 1 then RD will choose the destination register (for R-Type instructions)

The adder is sued to calculate the branch target address (only used in the beq instruction)



Get the mux2.v file from a previous lab.

Get the 32-bit adder from a previous lab.

A left shifter is needed. Use **sl2.v** with Verilog module definition given below:

```
module sl2(a, y);
input [31:0] a;
output [31:0] y;
assign y = {a[29:0], 2'b00};
endmodule
```

Figure 7.2: Shift-left module

Create Arithmetic Logic Unit in a file named alu.v and name the module alu:

```
1 module alu(srca, srcb, alucontrol, aluout, zero);
    input [31:0] srca, srcb;
2
    input [2:0]
                    alucontrol;
3
    output [31:0]
                    aluout;
4
   output
5
             zero;
6
   assign aluout = (alucontrol == 0) ?
7
                                              srca & srcb
                                                                .
     (alucontrol == 1) ?
                            srca
                                       srcb
8
      (alucontrol == 2) ?
9
                            srca
      (alucontrol == 6) ?
10
                            srca
                                       srcb
      (alucontrol == 7) ?
                            (srca < srcb) :
11
      32'hx, //default aluout value
12
      zero
                = !aluout;
13
14 endmodule
```

Figure 7.3: ALU module

Use the block diagram on page 1 and complete the module skeleton in Figure 7.4 to create the IF stage:

```
1 'include "mux2.v"
    `include "adder32.v"
    'include "s12.v"
 4 'include "alu.v"
 5
 6 module EX_Stage(
                           regwrited,
 7
 8
                           memtoregd,
 9
                           memwrited,
                           branchd,
 10
                           alucontrole,
 11
                           alusrce,
 12
                           regdste,
 13
                           srcae,
 14
                           writedatad,
 15
 16
                           rte,
                           rde,
 17
                           signimme,
 18
                           pcplus4e,
 19
                           regwritee,
 20
                           memtorege,
 21
 22
                           memwritee,
 23
                           branche,
                           zeroe,
 24
 25
                           aluoute.
26
                           writedatae.
 27
                           writerege,
                           pcbranche
 28
 29
                           );
               regwrited, memtoregd, memwrited,
 30
       input
               branchd, alusrce, regdste;
 31
       input
                   [2:0]
                               alucontrole;
 32
                    [31:0] srcae, writedatad, signimme, pcplus4e;
       input
 33
                              rte, rde;
 34
       input
                    [4:0]
                   regwritee, memtorege, memwritee, branche, zeroe;
       output
 35
       output [31:0] aluoute, writedatae, pcbranche;
 36
 37
       output [4:0]
                           writerege;
 38
 39
       wire
                   [31:0] srcbe, signimmshe;
 40
       assign regwritee = regwrited,
 41
                              = memtoregd,
 42
                   memtorege
                   memwritee =
                                   memwrited.
 43
                   branche =
                                   branchd,
 44
                   writedatae =
                                   writedatad;
 45
 46
     alu alu( );
 47
 48
     mux2 #(32) srcbmux( );
 49
 50
     mux2 #(5) wrmux( );
 51
 52
     s12 immsh( );
 53
 54
               pcadd2();
     adder32
 55
56 endmodule
```

Figure 7.4: Skeleton of the EXE_Stage module

Test your design to ensure it works correctly using the Verilog test fixture shown in the Figure 7.5. The expected output is shown in Figure 7.6.

```
1 module t_EX_Stage;
    reg regwrited, memtoregd, memwrited, branchd, alusrce, regdste;
3
               [2:0] alucontrole:
4
    reg
               [31:0] srcae, writedatad, signimme, pcplus4e;
               [4:0] rte, rde;
5
    wire regwritee, memtorege, memwritee, branche, zeroe;
6
    wire [31:0] aluoute, writedatae, pcbranche;
7
    wire [4:0] writerege; integer i;
8
    EX_Stage dut(regwrited, memtoregd, memwrited, branchd,
9
                  alucontrole, alusrce, regdste, srcae,
10
                  writedatad, rte, rde, signimme, pcplus4e,
11
12
                  regwritee, memtorege, memwritee, branche,
                  zeroe, aluoute, writedatae, writerege,
13
14
                  pcbranche);
     initial begin
15
       srcae = 32'h00001212;
                               writedatad = 32'h00003434;
16
       signimme = 32'hffffffff;
17
                                   pcplus4e = 32'h44444444;
       for (i = 0; i < 8; i = i + 1)
18
19
         testcase;
       #10 $finish;
20
21
     end
22
     task testcase;
                        begin
         {regwrited, memtoregd, memwrited, branchd, alusrce, regdste} = $random;
23
24
         alucontrole = i;
25
         case(alucontrole)
           0: $display("ALU is performing AND");
26
           1: $display("ALU is performing OR");
27
           2: $display("ALU is performing ADD");
28
           6: $display("ALU is performing SUB");
29
           7: $display("ALU is performing SLT");
30
           default: $display("ALU Operation is invalid");
31
32
33
         #1 $display("aluoute = %h",aluoute);
         if(zeroe != (!aluoute)) $display("zero flag is malfunctioning");
34
         if(regwritee != regwrited || memtorege != memtoregd ||
35
           memwritee != memwrited || branche != branchd || writedatae != writedatad)
36
           begin $display("Control signals did not pass correctly"); $finish; end
37
         if(pcbranche != ({signimme[29:0],2'b00}+pcplus4e))begin
38
           $display("Branch Adder is malfunctioning"); $finish; end
39
         if(i == 3) i = 5;
40
     end endtask
41
42 endmodule
```

Figure 7.5:Testbench for the EXE Stage module

WHAT TO SUBMIT

Once you have verified proper functionality of your project, copy the contents of **EXE_Stage module** (design.sv) to a text file named **EXE_Stage.txt** and upload the BeachBoard Dropbox for Lab 6. Additionally, upload your Lab report (see the LabReportTemplete in the Documents folder on BeachBoard).

NOTE: **keep** these lab files as they will be needed for future labs!

Created by Josh Hayter, updated by Jelena Trajkovic

```
ALU is performing AND
aluoute = 00001010
ALU is performing OR
aluoute = 00003636
ALU is performing ADD
aluoute = 00004646
ALU Operation is invalid
aluoute = xxxxxxxx
ALU is performing SUB
aluoute = ffffddde
ALU is performing SLT
aluoute = 00000001

Done
```

Figure 7.6: Expected output for the Lab 7