Permalink
Commits on Apr 11, 2012
Commits on Apr 10, 2012
  1. Merge branch 'dev' of /afs/crhc.illinois.edu/project/rigel/common/git…

    …hub/rigelproject-release/rigel-sim into dev
    drjohnson committed Apr 10, 2012
  2. Replace map with unordered_map to store precoded static instr info.

    maps are backed by rbtrees and are slower than hashtable-backed maps
    when there are no ordering requirements.  this patch speeds up
    most simulations by 15-30%.
    
    right now, i statically resize the hash table to have as many buckets
    as static instructions in the binary; this heuristic may need to be
    tuned, or we may want to do without it altogether to prevent coupling
    between the ELF loader and PipePacket stuff.
    mrj10 committed Apr 10, 2012
Commits on Apr 9, 2012
  1. print out port, component connections in graphviz-friendly style

    ports get ComponentBase* owners
    (incomplete, and the graphs are too huge at the moment)
    drjohnson committed Apr 9, 2012
Commits on Mar 29, 2012
  1. Silence a few compile warnings

    Matt Johnson committed Mar 29, 2012
  2. Make a port.cpp, put the static PortName function there to silence co…

    …mpile warnings
    Matt Johnson committed Mar 29, 2012
  3. Rename instrbase files to instr_base

    Matt Johnson committed Mar 29, 2012
  4. Rename corebase files to core_base

    Matt Johnson committed Mar 29, 2012
  5. Rename tilebase files to tile_base

    Matt Johnson committed Mar 29, 2012
  6. Rename clusterbase files to cluster_base

    Matt Johnson committed Mar 29, 2012
  7. Rename componentbase.h to component_base.h

    Matt Johnson committed Mar 29, 2012
  8. Rename a few memory-related files, make MemoryTiming* Components.

    Also made the RigelSim object a Component, because *it* should be
    the root of the component hierarchy, not the Chip, because the
    MemoryTiming object is a peer to Chip, not a subordinate or parent.
    
    In time, this assumption may change and MemoryTiming may become
    a child of Chip, but whatever object contains the backing store
    will still need to be a peer to Chip and a child of RigelSim.
    
    MemoryTiming* don't implement most of the ComponentBase() methods
    yet, but they can at least be clocked, heartbeated, etc. within
    the common framework.
    Matt Johnson committed Mar 29, 2012
Commits on Mar 28, 2012
  1. Remove rapidjson .svn

    Matt Johnson committed Mar 28, 2012
Commits on Mar 27, 2012
Commits on Mar 26, 2012
  1. checkpoint commit: compiles

    structural cluster cache FIFOs hooked up, clocked
    requests handled at dummy memside routine (emulated)
    passes most tests, but may not complete long RTM (dmm, cg)
    drjohnson committed Mar 26, 2012
Commits on Mar 25, 2012
  1. Large commit: forked cluster, cluster cache for non-functional modes

    ClusterCacheBase has common functionality of CCacheFunctional,Structural
    various small updates and fixes
    Callback wrappers can specify a (templated) return type
    InPortCallback returns result of the callback, not always Ack
    drjohnson committed Mar 25, 2012
  2. cg test pipe diff out to file

    drjohnson committed Mar 25, 2012
Commits on Mar 23, 2012
Commits on Mar 22, 2012
  1. tilenew cleanup

    drjohnson committed Mar 22, 2012
  2. fork chip: ChipLegacy for old stuff, ChipTiled for new stuff

    (user.config updates for this)
    drjohnson committed Mar 22, 2012
  3. minor bugfixes, naming

    drjohnson committed Mar 22, 2012
  4. checkpoint commit: add tree network

    segfaults
    drjohnson committed Mar 22, 2012
Commits on Mar 21, 2012
  1. checkpoint commit

    rename ClusterSimple ClusterFunctional
    port name changes
    initial portmanager header (incomplete)
    drjohnson committed Mar 21, 2012
Commits on Mar 20, 2012
  1. cache code readability cleanup

    drjohnson committed Mar 20, 2012
  2. stallable memory requests via ports for CF

    multithreaded mode in CoreFunctional stalls and serializes threads on multicycle memory requests
    (who cares about perf, this mode is not for accurate perf modelling)
    commit missing rigel_isa file (functional instruction execution)
    drjohnson committed Mar 18, 2012