CS232 Lab 3 Report

Part 3


Rijul Bhat (22B0971)

Contents

1	Measurements	2
2	Approach and Implementation	4
3	Observations and Conclusion	6

1 Measurements

Plot: Time v/s N



TSC = 1002.460571 MHz.

Accessing Row Wise

N	no. of cycles	time = no of cycles/TSC(s)
128	299141	0.00029840674900718866
256	980566	0.0009781591699131278
512	3593883	0.003585061701144952
1024	14606570	0.01457071771454241
2048	56135762	0.05599797500663994

Table 1: Calculating using Row Wise Access

Accessing Column Wise

N	no. of cycles	time = no of cycles/TSC(s)
128	328575	0.0003277685023284572
256	1383500	0.001380104155737413
512	6868916	0.006852056029643085
1024	76376583	0.0761891142748995
2048	369593316	0.36868613758176433

Table 2: Calculating using Column Wise Access

2 Approach and Implementation

Overview

The difference between the approaches in row and column execution is that accessing the indices is much easier in case of rows. In case of rows, we just need to iterate through them in the order in which they are stored. In case of column wise iteration, the data being stored in row major format each time we have to iterate we have to access the indices in increment intervals of 8n bytes where nxn is the dimension of matrix and then come back to the first row every a column has been iterated which is inefficient and cumbersome.

Also, another important observation was that r12 has been used in the testbench for calculating number of cycles so if we are using r12 in our program we must push and pop and in the stack to preserve its value for the testbench.

• Linear Combination

Registers r14 and r15 are being used as the 2 loop counters i and j, the increment value i.e. ni+j (in case of row wise iteration) is stored in rbx. [a1], [a2] are stored in r13, r12 and [b1] is stored in r10, incrementing those addresses by rbx to give access to the corresponding

```
push r12
                                               push r12
  mov r14, 0
                                               2 mov r14, 0
  counter_i:
                                               4 counter_i:
  cmp r14, r9
                                               5
                                                 cmp r14, r9
  je exit_i
                                               6 je exit_i
6
           mov r15, 0
                                                          mov r15, 0
                                               8
                                                          mov rbx, r14
9
           mov rbx, r14
                                               9
           imul rbx, r9
                                                          sal rbx, 3
10
           sal rbx, 3
                                              11
                                                          counter_j:
13
           counter_j:
                                              13
                                                          cmp r15, r9
           cmp r15, r9
14
                                              14
           je exit_j
                                                          je exit_j
                                              15
16
                                              16
           mov r13, rdi
                                                          mov r13, rdi
                                              17
           mov r12, rdx
                                              18
                                                          mov r12, rdx
           mov r10, r8
                                                          mov r10, r8
19
                                              19
20
                                              20
           add r13, rbx
                                                          add r13, rbx
21
                                              21
                                                          add r12, rbx
           add r12, rbx
                                              22
           add r10, rbx
                                                          add r10, rbx
                                              23
24
                                              24
                                                          mov r13, [r13]
           mov r13, [r13]
                                              25
           mov r12, [r12]
                                                          mov r12, [r12]
                                              26
27
                                              27
28
           imul r13, rsi
                                              28
                                                          imul r13, rsi
           imul r12, rcx
                                                          imul r12, rcx
           add r13, r12
                                                          add r13, r12
30
                                              30
                                              31
           mov [r10], r13
                                                          mov [r10], r13
                                              32
33
                                              33
                                              34
                                                          shl r9, 3
                                                          add rbx, r9
           add rbx, 8
35
                                              35
36
                                              36
                                                          shr r9, 3
           add r15, 1
                                                          add r15, 1
                                              37
                                                          jmp counter_j
           jmp counter_j
38
                                              38
39 exit_j:
                                              39 exit_j:
40 add r14, 1
                                              40 add r14,
41 jmp counter_i
                                              41 jmp counter_i
42 exit_i:
                                              42 exit_i:
43 pop r12
                                              43 pop r12
```

index. Now value stored in r12 and r13 is multiplied by the scalars rcx, rsi and added then

stored in [r10] i.e. address of index i and j for [b1].

• Hadamard Product

The program is extremely similar to the previous part so only the program inside the for loop is differing, here the product of r12 and r13 is to be taken instead of linear combination and store it in r10.

```
mov r13, rdi
           mov r13, rdi
                                                           mov r12, rdx
           mov r12, rdx
mov r10, r8
2
                                                           mov r10, r8
                                                3
                                                4
                                                           add r13, rbx
           add r13, rbx
5
                                                           add r12, rbx
                                                6
           add r12, rbx
6
                                                           add r10, rbx
           add r10, rbx
                                                8
                                                           mov r13, [r13]
                                                9
           mov r13, [r13]
9
                                               10
                                                           mov r12, [r12]
           mov r12, [r12]
10
                                               11
                                               12
                                                           imul r13, r12
           imul r13, r12
12
                                               13
13
                                                           mov [r10], r13
                                               14
           mov [r10], r13
14
                                               15
                                                           sh1 r9, 3
15
                                               16
                                                           add rbx, r9
16
           add rbx, 8
                                                           shr r9, 3
```

• Alternate Sum

Here I have maintained value of i+j in rcx and exploited the fact that the least significant bits of odd decimal number is 1 and even is 0, so we can just and the value in rcx by 1, and determine whether we have to multiply by -1 or not while taking the sum.

```
mov r13, rdi
           mov r13, rdi
                                                2
                                                           add r13, rbx
           add r13, rbx
                                                           mov r13, [r13]
                                                3
           mov r13, [r13]
4
                                                           mov rcx, r15
                                                5
           mov rcx, r15
                                                           add rcx, r14
                                                6
6
           add rcx, r14
                                                8
                                                           and rcx, 1
           and rcx, 1
                                                9
9
                                                           cmp rcx, 0
10
           cmp rcx, 0
                                                           jne one
                                               11
11
           jne one
                                               12
12
                                                           add rax, r13
                                               13
13
           add rax, r13
                                               14
14
                                               15
                                                           jmp skip_one
           jmp skip_one
15
                                               16
16
                                               17
                                                           one:
           one:
17
                                               18
18
                                                           imul r13, -1
                                               19
           imul r13, -1
19
                                                           add rax, r13
                                               20
           add rax, r13
20
                                               21
21
                                                           skip_one:
                                               22
           skip_one:
                                               23
                                                           shl r9, 3
23
                                                           add rbx, r9
                                               24
           add rbx, 8
                                                           shr r9, 3
                                               25
```

• Time, TSC and Cycle Count

```
#include <stdio.h>
#include <stdint.h>
#include <unistd.h>

static inline uint64_t rdtsc(void)

{
```

```
vuint32_t lo,hi;
-_asm__ __volatile__ ("rdtsc": "=a" (lo), "=d" (hi));
return ((uint64_t)hi << 32) | lo;
}

int main(void)

{
uint64_t tsc1 = rdtsc();
sleep(1);
uint64_t tsc2 = rdtsc();
printf("%f\n", ((float) (tsc2 - tsc1))/(1000000));
return 0;
}</pre>
```

The above C code computes the clock frequency of our processor using the TSC register and returns the output in MHz. I got this value close to **1000 MHz** every time the given program was executed on my Macbook Air using Docker.

3 Observations and Conclusion

We conclude that the row-wise access performs significantly better than the column-wise access. Row-wise access patterns take advantage of spatial proximity and cache line prefetching, resulting in fewer cache misses and quicker data retrieval, making them ideal for cache memory behaviour. In contrast, because column-wise access skips between memory regions and only partially utilizes spatial locality, it frequently results in more cache misses and is slower.