ORGANISASI DAN ARSITEKTUR KOMPUTER

Pipeline processing

GENERAL CONCEPTS

- Pipelining merupakan teknik yang membagi task kedalam sejumlah subtask yang perlu dilakukan dalam sebuah *sequence*.
- Setiap subtask dikerjakan oleh sebuah fungsional unit. Unit-unit terhubung secara serial dan semuanya beropreasi secara simultan.
- Penggunaan pipelining untuk memperbaiki performa.

PIPELINE DASAR

- · What is pipelining
- Clock & Latches
- Contoh 5 Stage Pipeline
- Load/Store & RISC/CISC
- Hazard
- Examples of Hazards

GENERAL CONCEPTS

- Teknik pipeline ini dapat diterapkan pada berbagai tingkatan dalam sistem komputer.
- Bisa pada level yang tinggi, misalnya program aplikasi, sampai pada tingkat yang rendah, seperti pada instruksi yang dijalankan oleh microprocessor.

The Assembly Line

Unpipelined
Start dan finish sebuah task sebelum pindah pada task selanjutnya


Jobs


Time


A B C


Pecah task menjadi bagian-bagian kecil


Pipelined
















EFEK Maka dengan pipelining: • Waktu per instruksi naik • Jumlah siklus per instruksi naik (perhatikan peningkatan kecepatan clock) • Total waktu eksekusi turun • Jumlah pipeline stage = peningkatan kecepatan clock






































RISC/ CISC Load/Stores

• RISC

• Reduce instruction set computer

• Setiap instruksi sederhana

Misal:

ADD R1,R2 → R3

OR R1,R2 → R3

LD []→R4

ST []←R5

Misal:

Misal:

Misal:

Kita ingin menyalin nilai dari Main memory ke RF (register File) R1 dan R2 dan menjumlahkannya dan simpan ke R3 lalu disimpan ke alamat memori yang ditunjuk.

Jadi:


LD []→R1


LD []→R2


Add R1,R2→R3

ST []←R3

CISC (Complex Instruction Set Computer)
 1 sequence instruksi sama dengan beberapa instruksi sederhana
 MUL R1,R2→R3
 ADD R3,R4 →R4
 Intel x86 → CISC









Hazards

- Hazard adalah keadaan yang dapat menimbulkan tunda (delay, stall) pada pipeline.
- Pada keadaan stall, pipeline tidak menghasilkan output sehingga peningkatan keluaran ideal tidak dapat dicapai.


34


Hazards


- Operasi pipeline akan stall jika salah satu unit atau stage membutuhkan lebih banyak waktu untuk melakukan fungsinya dan memaksa stage lainnya untuk idle.
- Situasi seperti itu disebut pipeline bubble (pipeline hazards)


Hazards


- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways













Solusi:

Membagi memori menjadi dua yaitu:


- memori instruksi dan
- memori data








Structural Hazards


- Example: a unified instruction and data cache → stage 4 (MEM) and stage 1 (IF) can never coincide
- The later instruction and all its successors are delayed until a cycle is found when the resource is free → these are pipeline bubbles
- Structural hazards are easy to eliminate increase the number of resources (for example, implement a separate instruction and data cache)














































































































Instruction Fetch Units and Instruction Queues

 Most processors employ sophisticated fetch units that fetch instructions before they are needed and store them in a queue.



 The fetch unit also has the ability to recognize branch instructions and to generate the target address.

Instruction Fetch Units and Instruction Queues

- · Penalty produced by unconditional branches can be drastically reduced: the fetch unit computes the target address and continues to fetch instructions from that address, which are sent to the queue.
- The rest of the pipeline gets a continuous stream of instructions, without stalling.

Instruction Fetch Units and Instruction Queues

- The rate at which instructions can be read (from the instruction cache) must be sufficiently high to avoid an empty queue.
- With conditional branches penalties can not be avoided.
- The branch condition, which usually depends on the result of the preceding instruction, has to be known in order to determine the following instruction.

CONTROL HAZARD (6 stage pipeline example)

FI: fetch instruction

FO: fetch operand

• DI: decode instruction

EI: execute instruction

• CO: calculate operand address

WO: write operand

FI DI COFO EI WO

FI DI COFO EI WO

Clock cycle →

1 2 3 4 5 6 7 8 9 10 11 12

Instr. i Instr. i+1 FI DI COFO EI WO FI DI COFO EI WO FI DI COFO EI WO

Instr. i+2 Instr. i+3

FI DI COFO EI WO FI DI COFO EI WO

Instr i+4 Instr. i+5

Instr. i+6

Unconditional branch

2011112000000000 TARGET

.

TARGET

After the FO stage of the branch instruction the address of the target is known and it can be fetched Clock cycle → 1 2 3 4 5 6 7 8 9 10 11 12 FI DI COFO EI WO **BR TARGET** stall stall FI DI COFO EI WO target FI DI COFO EI WO target+1 The instruction following the branch is fetched; before the DI is finished it is not known that a branch is executed. Later the fetched instruction is discarded Penalty: 3 cycles


Conditional branch

ADD R1 R2 BEZ

R1 ← R1 + R2 branch if zero TARGET

instruction i+1

TARGET



Branch not taken At this moment the condition is known and instr+1 can go on. Clock cycle → 1 2 3 4 5 6 7 8 9 10 11 12 ADD R1.R2 FI DI COFO EI WO BEZ TARGET FI DI COFO EI WO FI stall stall DI CO FO EI WO instri+1 Penalty: 2 cycles With conditional branch we have a penalty even if the branch has not been taken. This is because we

have to wait until the branch condition is available.

DELAYED BRANCHING

- The idea with delayed branching is to let the CPU do some useful work during some of the cycles which are shown above to be stalled.
- With delayed branching the CPU always executes the instruction that immediately follows after the branch and only then alters (if necessary) the sequence of execution. The instruction after the branch is said to be in the branch delay slot.

This is what the programmer has written This instruction does not

influence any of the instructions → MUL R3,R4 R3 ← R3*R4 which follow until the branch; it also doesn't influence the SUB #1,R2 R2 ← R2-1 outcome of the branch. ADD R1,R2 R1 ← R1+R2 BEZ TAR branch if zero This instruction should be executed only if the -MOVE #10,R1 R1 ← 10 branch is not taken. TAR

The compiler (assembler) has to find an instruction which can be moved from its original place into the branch delay slot after the branch and which will be executed regardless of the outcome of the branch.

This is what the compiler (assembler) has produced and what actually will be executed: SUB #1.R2

TAR

ADD R1.R2 This instruction will be execut-BEZ TAR ed regardless of the condition. R3,R4 MUL MOVE #10,R1~ This will be executed only if the branch has not been taken

This happens in the pipeline:

condition (set by ADD) and the target address are known. Clock cycle → 1 2 3 4 5 6 7 8 9 10 11 12 ADD R1,R2 FI DI COFO EI WO BEZ TAR FI DI COFO EI WO

At this moment, both the

MUL R3,R4 FI DI COFO EI WO stall FI DI COFO EI WO the target

Penalty: 2 cycles

Branch is taken

Branch is not take

At this moment the condition is known and the MOVE can go on.

Clock cycle →

1 2 3 4 5 6 7 8 9 10 11 12

ADD R1,R2 **BEZ TAR** MUL R3,R4

FI DI COFO EI WO FI DI COFO EI WO

MOVE

TAR

FI DI COFO EI WO FI stall DI COFO EI WO

Penalty: 1 cycle

What happens if the compiler is not able to find an instruction to be moved after the branch, into the branch delay slot?

In this case a NOP instruction (an instruction that does nothing) has to be placed after the branch. In this case the penalty will be the same as without delayed branching.

> Now, with R2, this instruction in--fluences the following ones and MUL R2,R4→ cannot be moved from its place. SUB #1,R2 ADD R1,R2 BEZ TAR NOP MOVE #10,R1

101

Branch Prediction

In the last example we have considered that the branch will not be taken and we fetched the instruction following the branch; in the case the branch was taken the fetched instruction was discarded. As result, we had

1 if the branch is **not** taken (prediction fulfilled) branch penalty of if the branch is taken (prediction not fulfilled)

- Correct branch prediction is very important and can produce substantial performance improvements.
- Based on the predicted outcome, the respective instruction can be fetched, as well as the instructions following it, and they can be placed into the instruction queue.
- · If, after the branch condition is computed, it turns out that the prediction was correct, execution continues.
- On the other hand, if the prediction is not fulfilled, the fetched instruction(s) must be discarded and the correct instruction must be fetched.

- To take full advantage of branch prediction, we can have the instructions not only fetched but also begin execution. This is known as speculative execution.
- Speculative execution means that instructions are executed before the processor is certain that they are in the correct execution path. If it turns out that the prediction was correct, execution goes on without introducing any branch penalty.
- If, however, the prediction is not fulfilled, the instruction(s) started in advance and all their associated data must be purged and the state previous to their execution restored.

Branch prediction strategies:

- 1. Static prediction
- 2. Dynamic prediction

__

Static Branch Prediction

Static prediction techniques do not take into consideration execution history.

Static approaches:

- 1. Predict never taken (Motorola 68020): assumes that the branch is not taken.
- 2. Predict always taken: assumes that the branch is taken.
- 3. Predict depending on the branch direction (PowerPC 601):
 - predict branch taken for backward branches;
 - predict branch not taken for forward branches.

104


Dynamic Branch Prediction

- Dynamic prediction techniques improve the accuracy of the prediction by recording the history of conditional branches.
- · One-Bit Prediction Scheme
- Two-Bit Prediction Scheme

105

One-Bit Prediction Scheme

 One-bit is used in order to record if the last execution resulted in a branch taken or not. The system predicts the same behavior as for the last time.



106

Dynamic Branch Prediction

When a branch is almost always taken, then when it is not taken, we will predict incorrectly twice, rather than once:

LOOP BNZ LOOP

Dynamic Branch Prediction

- After the loop has been executed for the first time and left, it will be remembered that BNZ has not been taken. Now, when the loop is executed again, after the first iteration there will be a false prediction; following predictions are OK until the last iteration, when there will be a second false prediction.
- In this case the result is even worse than with static prediction considering that backward loops are always taken (PowerPC 601 approach).

Two-Bit Prediction Scheme

- With a two-bit scheme predictions can be made depending on the last two instances of execution.
- A typical scheme is to change the prediction only if there have been two incorrect predictions in a row.

Two-Bit Prediction Scheme

taken

not taken

not taken

not taken

not taken

prd.: not taken

prd.: not taken


prd.: not taken

.09

Branch History Table

- History information can be used not only to predict the outcome of a conditional branch but also to avoid recalculation of the target address.
- Together with the bits used for prediction, the target address can be stored for later use in a branch history table

11



Branch History Table

- Address where to fetch from: If the branch instruction is not in the table the next instruction (address PC+1) is to be fetched. If the branch instruction is in the table first of all a prediction based on theprediction bits is made. Depending on the prediction outcome the next instruction (address PC+1) or the instruction at the target address is to be fetched.
- Update entry: If the branch instruction has been in the table, the respective entry has to be updated to reflect the correct or incorrect prediction.
- Add new entry: If the branch instruction has not been in the table, it is added to the table with the corresponding information concerning branch outcome and target address. If needed one of the existing table entries is discarded. Replacement algorithms similar to those for cache memories are used.

Branch History Table

- Using dynamic branch prediction with history tables up to 90% of predictions can be correct.
- Both Pentium and PowerPC 620 use speculative execution with dynamic branch prediction based on a branch history table

