INF 5460

Electronic noise – Estimates and countermeasures

10 credits

Tuesday at seminar room Postscript
14.15-16:00 Lectures
16:00-17:00 (When needed) Mandatory tasks etc.

Lectures: Joar Martin Østby, joar at ifi.ui.no Lab/tasks: Alessio P. Buccino, alessiob at ifi.uio.no

What is noise?

- The term «noise» is borrowed from acoustics
- Acoustic noise:
 - Unwanted sound (a subjective definition). (But it is uncomfortable being in a room without any sound at all. Thus we name it noise even though it in some cases are wanted.).
 - Unpredictable but not always.
 A completely smooth tone will be very predictable but still be perceived as noise.
- Electronic noise:
 - Unwanted (subjective?).
 - Prevents us to perceive the weakest signals. Puts a limit on the weakest signals we can measure.

- May be desirable in random number generators and in some measuring systems.
- Unpredictable/random (subjective?)
 - Unpredictability is emphasized more when it comes to electrical noise. While acoustic noise <u>can</u> be unpredictable (real) electrical noise will always be to be entitled noise
 - But that does not mean we can not say anything statistically over time about the noise amplitude and frequency characteristics. But we will not be able to give an exact noise amplitude at some time into the future.
 - Further analysis may show that a what seems to be unpredictable actually is not. Say by synchronising with 50Hz mains the noise may be predictable. Also fixed pattern noise (FPN) in image sensors is rather predictable.

Electronic noise – Acoustic/visual noise

- While the acoustic noise is limited to the frequency range perceived by the human ear (20Hz-20kHz) the electronic noise will be over the entire frequency range of electronics (1aHz-100THz).
- Electronic noise may be perceived as sensed noise when converted into sound or image say if we amplify the noise and output it on a speaker or a TV monitor
- Actually the "snow storm" we are watching on (old analogue) TV channels
 with a weak antenna signal is the electronic noise in the preamplifier. If this
 noise did not exist we could receive a TV signal infinitely far away by using
 very little energy.

Electronic noise – estimates and counter measures

Electronic noise...

- ⇒Noise is a challenge in all electronic systems.
 - ⇒ In sensor systems:
 - -Determine smallest measurable value
 - -Determine accuracy

(Eg RF: distance and data rate)

- ⇒ In digital systems: May result in wrong functionality in larger systems (wrong state in digital systems)
- ⇒ EMC (Electromagnetic Compatibility): Regulations
- ⇒ Future trends:
 - ⇒ Smaller line widths: more dense structures
 - ⇒ Lower supply and threshold voltages
 ⇒ Lower noise thresholds
 - ⇒ Higher frequencies/steeper edges

All three lead to increased noise generation and noise sensitivity.

⇒ Conclusion: Huge need for noise expertise now and rising demand in the future


... Estimates and countermeasures

Design for acceptable noise levels implies a repetitive loop where

- The design is modified and
- The dominating noise sources is identified

until an acceptable noise level is achieved

This is done first theoretically/mathematically, then with simulation and eventually at the end by modifying the manufactured design.



Noise in general

 Noise is "random" electronic charges that comes in addition to the predictable signal. By repeated measurements with the exact same setup/inputs the difference between each measured value and the average is the noise. Due to noise the measured signal will not be exactly as expected from simulation/calculation. (Nonlinearity in components is not considered as noise.)

$$V(i) = V_{SIM} + V_{DC} + V_{Noise}(i)$$

$$V_{AVG} = \frac{1}{n} \sum_{i=0}^{n} V(i) = V_{SIM} + V_{DC}$$

$$\sum V_{Noise}(i) = 0$$

V(i) is measurement *i* in a series of *n* identical measurements. The measured value is the simulated value, a common DC-offset (due to model errors, production variations etc.) plus the noise.

When we simulate voltage at the output of a circuit the simulator will be able to
find the results with many digits of accuracy. It will then appear that the circuit
can handle extremely small signals and signal changes. But when we make the
circuit and look at the output with an oscilloscope, we will see that the signal is
not a sharp line. The signal is subject to noise.


SNR improvement

If we want to improve the accuracy of a measured signal (SNR: signal-to-noise-ratio) there are two major strategies we may follow:

- 1: Single sample (SS) improvement. We improve the quality of each individual sample through improvement of sensor and front-end electronic design. This is important if the signal is "unpredictable", constantly changing and not repetitious.
- 2: Multi sample (MS) improvement is achieved by combining data from several single samples. To do so we need both i) multiple samples, and ii) added information. The added information may be possible shapes of the signal and how the sampled values are related. Such information may be that the signal is a modulated communication signal and what possible states it may take. Another information may be that it is neighbour pixels in a image.

Examples of noise reduction through repeated sampling.

- Upper figure: DC-signal with random noise (dark blue). The average value of all previous values (pink) will approach the DC-value as the number of samples increases and the noise to signal ratio will be reduced.
- Bottom figure: The same can be done
 if the signal has another shape (here:
 sinus) and we know the possible
 shapes and frequency the signal may
 take.
- NB! If the noise is a periodic signal with a frequency equal to or an integral multiple of the signal frequency, the noise will not disappear.



SNR, standard deviation and bits

SNRimp

$$SNRimp_{tot} = SNRimp_{SS} \cdot SNRimp_{MS}$$

The noise standard deviation and SNR are inverse

$$SNR = \frac{1}{\sigma} k_A \Rightarrow \sigma = \frac{1}{SNR} k_A$$

 The SNR is proportional to 2 to the power of bits resolution

$$SNR = 2^n k_B \Rightarrow n = \frac{\log(SNR/k_B)}{\log 2} = \frac{\log SNR}{\log 2} + k_B$$

Energy for SS improvement

Analog

$$V_{RMS} = \sigma \sim \frac{1}{\sqrt{I}} \Rightarrow \frac{1}{\sqrt{SNR}} \left(\frac{SNR}{r} \right)^{2}$$

$$E_A \sim I \sim \frac{1}{\sigma^2} = \left(\frac{SNR}{k_A}\right)^2 = k_A' \cdot SNR^2$$
 Doubling (1 bit) of SNR improvement requires (n+1)/n tin

$$E_A \sim SNR^2 \cdot E_{A1}$$

Doubling (1 bit) of SNR improvement requires four times the energy

Digital

$$E_D \sim n \cdot E_{D1} = \frac{\log SNR}{\log 2} \cdot E_{D1} + k_B''$$

requires (n+1)/n times the energy

Energy for MS improvement

$$\sigma_m = \frac{1}{\sqrt{m}}\sigma \Rightarrow m = \left(\frac{\sigma}{\sigma_m}\right)^2 = \left(\frac{SNR_m}{SNR_1}\right)^2$$

- σ: Standard deviation for one sample
- σ_m: Standard deviation for *m* samples
- Making σ half requires four times m.

$$E_{M} \sim m \cdot E_{M0} = \left(\frac{SNR_{m}}{SNR_{1}}\right)^{2} E_{M0}$$

Energy linear with m.

SS & MS energy summary

- To keep it very simple:
 - Doubling SNR for a single sample requires four times the energy
 - Doubling SNR through combining more samples requires four times the energy
- Warning! This is a simplification!

Improving SS SNR or MS SNR?

- Signal behaviour:
 - DC or long time repeatable? Free choice!
 - "Expensive" samples? (Say diagnostic X-ray on human beings). SS most important!

Time available

>t

Slowly changing signals? SS and MS possible. Multiple samples must be done within the available time. This time is depending on the maximum slope and the requested resolution.
Maximum slope

Is knowledge about electronic noise important?

- The simulator can provide current and voltages with many digits of accuracy. Real inaccuracy due to noise must be estimated.
- Necessary modifications of "finished" systems are common and often due to noise problems. This gives production delays and significant additional costs. Thus there is a need for expertise in noise.
- When one wants to create systems that will measure small values of all types of sensors knowledge of electrical noise is a "must".
- When creating consumer electronics international regulations for "electromagnetic compatibility" (EMC) must be fulfilled. I.e. the system should not interfere with other electronics and should tolerate a certain amount of background noise itself.

Two main classes of noise

Component noise and coupling noise.

Common for both: Both are undesirable and may degrade the measurement results so that we can not measure as accurate as we would like. Both must be reduced to an acceptable level.

"Component noise" and "coupling noise" are referred to in different books and different articles.

Regarding naming the two types are not mixed but several names are used within both of the two classes.

"Component noise": "True noise", "inherent noise", "real noise", "form specific noise", "netlist dependent noise" or "internal noise".

<u>"Coupling noise":</u> "Artificial noise", "layout specific" noise, "interference noise", or "external noise".

Component noise

Examples:

- Thermal noise
- Shot noise
- 1/f-noise or flicker noise,
- Pop-corn noise,
- R-G noise.

Input for analysis:

- Circuit schematic: elements and schematic (net list).
- Frequency information

Typical noise design target for electronic circuitry: Equal to the sensor noise level When the component noise is to be simulated/estimated it will often be modelled as a voltage source or current source. In .Ltspice we use .noise analysis in the frequency domain and .tran with artifitial sources in the time domain.

Component noise will usually have a broad and "smooth" frequency spectre without spikes.

Examples of component noise

⇒ Thermal noise

Noise related to the resistance in all conducting materials: Resistors, parasitic resistance in transistors, coils, capacitors etc.

In the case of impedance the thermal noise will be related to the real part of the impedance.

A function of

$$E = \sqrt{4kTR\Delta f}$$

- temperature,
- resistance value and
- frequency bandwidth

⇒ Shot-Noise

$$I_{sh} = \sqrt{2qI_{DC}\Delta f}$$

⇒ Flicker noise

$$I_{f}^{2}(f_{l}, f_{h}) = \frac{K_{F}I_{DS}^{AF}}{Cox \cdot L_{eff}^{2}} \int_{f_{l}}^{f_{h}} \frac{1}{f} = \frac{K_{F}I_{DS}^{AF}}{Cox \cdot L_{eff}^{2}} \ln \frac{f_{h}}{f_{l}}$$

Coupling noise 1/2

Spreads by

- fields (E/M near field or RF remote field) or
- common conductors.

Examples of dispersion media:

- common impedance,
- parasitic capacitance,
- parasitic inductance,
- parasitic resistance,
- capacitive coupling,
- inductive coupling (trafo),
- electromagnetic radiation.

Issues that affect this type of noise:

- screening,
- cabling,
- decoupling,
- voltage- and current supply,
- ground coupling,
- ground loops and
- substrate noise.

Coupling noise 2/2

Input for analysis:

- Layout of integrated circuit or PCB (Printed Circuit Board), types of cables, type of power supplies etc.
- Simulation results


Coupling noise can almost be reduced to the level one would like ... (but it costs money, power, weight, volume etc.)

This can be achieved by additional screens, cables, decoupling, ground plane etc.

When coupling noise is to be simulated/estimated it will often be modelled as resistors, capacitors and coils but sometimes also as a signal generator. In LTspice we use voltage/current sources and capacitors, resistors, inductors and transformers.

The noise may have a wide frequency spectre but often some individual frequencies ("spikes") being more dominant than others.

Noise and environment: EMC



EMC: Electro Magnetic Compatibility

Noise can be spread via cables and radiation

- Noise export: How much noise that can come out of a product and potentially disturb others. EMC rules restrict radiance.
- Noise import: External noise that may disturb the product. EMC regulations specify how much noise a product should be able to withstand.
- Internal noise: The system must be designed so that it can live with its own noise. No EMC regulations.

Summary

Electronic noise is:

- Unwanted (but some times utilised in say random generators)
- Unpredictable (however amplitude and frequency can be statistically characterised)
 Two types of electronic noise:
- Component noise (Emulated with .noise in the frequency domain or .tran in the time domain)
- Coupling noise (Emulated with .ac in the frequency domain or .tran in the time domain)

Countermeasures for sensor measurements:

- A combination of improving the SNR for each sample and improving by combining information from several samples.
 - Stable/predictable behaviour: Rather free choice between single sample and multi sample improvement.
 - Rapidly and unpredictable change: Pressure on single sample improvement. (Extreme: Diagnostics X-ray).

This course focus on single sample improvement. Multi sample depends on applications and is covered in other courses.

Purpose of this course

Purpose: Provide an overview of the component noise and coupling noise so that participant have a better basis for:

- choosing an architecture that has a sufficient low noise contribution,
- estimate the noise in the system,
- Make layouts (ASIC and PCB) that spreads/receives a minimum of noise and
- Recognize noise patterns and thus the cause of the noise.

Why follow the course?

Noise is important! Everyone who will work with electronics (both analog and digital) will experience noise problems. When the circuit is not working and no one understands why, it is good to have an overview of possible noise contexts to have an indication of where to look. For developers of sensor readout electronics noise understanding is a "must". Due to the technological development the need for noise skills is increasing.

What about reading books and drop the course?

- The course gives a quick overview. The course takes less time than it takes to read books.
- The course has additional examples.
- Learning is faster when you are explained in several ways.
- The books have some errors, omissions and inaccuracies.

Course plan				
	Lectures (14-16)	Task/lab (16-17)	Deadlines etc.	
34: 23/8	F1: Introduction			
35: 30/8	F2: Cabling (Ott2)	Task1 presentation		
36: 6/9	F3: Cabling (Ott2)			
37: 13/9	F4: Grounding (Ott3)		12/9 12:00: Task 1 deadline	
38: 20/9	F5: Fundamental noise mechanisms (Mot1)	Task 2 presentation		
39: 27/9	F6: Amplifier noise model (Mot2)		Lab week (main)	
40: 4/10	Autumn holiday (no lectures)		Lab week (extra)	
41: 11/10	F7: Noise in feedback amplifiers (Mot 3)		10/10 12:00: Task 2 deadline	
42: 18/10	F8: Noise in bipolar transistors (Mot 5)	****		
43: 25/10	F9: Noise in field effect transistors (Mot 6)			
44: 1/11	F10: System noise modelling (Mot 7)			
45: 8/11	F11: Sensors (Mot 8)	Task 3 presentation		
46: 15/11	F12: Low noise design methodology (Mot 9)	***	16/11 12:00: Task 3 scheme deadline	
47: 22/11	F13: Amplifier design (Mot 10)			
48: 29/11	Spare		28/11 12:00: Mand 3 deadline	
49: 6/12	Spare			
50:13/12				

Literature

Syllabus

- [1] C.D. Motchenbacher, Low-Noise Electronic System Design, John Wiley & Sons, 1993, ISBN 0-471-57742-1 (Component noise) (Kapittel 1,2,3,5,6,7,8,9,10)
- [2] Lectures and lecture notes

Additional literature:

[3] H.W. Ott, *Electromagentic Compatibility Engineering*, John Wiley & Sons, 2009, ISBN 978-0-470-18930-6. (Coupling noise)


For those especially interested

- [A] Agnar Grødal, Elektromagnetisk kompatiblitet for konstruktører, Tapir forlag, 1997, ISBN 82-519-1271-7
- [B] Z.Y.Chang etc, Low-Noise Wide-Band Amplifiers in Bipolar and CMOS Technologies, Kluwer Academic Publishers, 1991, ISBN 0-7923-9096-2
- [C] A.v.d. Ziel, Noise in Solid State Devices and Circuits, John Wiley & sons, 1986, ISBN 0-471-83234-0
- [D] Behzad Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 2001, ISBN 0-07-238032-2 (in particular chapter 7)
- [E] Tim Williams, EMC for Product Designers, Elsevier Ltd, Oxford, GB, 2010, ISBN 978-0-75-068170-4.

Mandatory assignments

- Three compulsory assignments (one on measuring and two on simulations). The last is larger than the preceding ones.
- The two simulation exercises are schematic drawing and simulations tasks performed using the LTspice simulator from Linear Technologies. This is a free simulator that you download yourself.
- The report should be submitted as a PDF file
- The reports have to contain complete schematics (with forces and inputs), simulation results and comments/reviews of these.
- NB! Submission deadlines and what should be submitted is strict.
 Ensure you are updated.






• The figure illustrates the noise from a mixture of physical and artificial noise sources

Power supplies


- Power supplies influence on noise
 - ■As noise sources
 - As noise attenuating elements
- Two main types of power supplies
 - ■Linear regulators
 - ■Switch-mode regulators

Linear voltage regulator Advantages: Very stable output voltage (also without use of capacitance) sine(0) 11k) NM yph ansen42yur 01 Self supplied Works independently from start-up. .tran 0 20m 0 2u Disadvantage: Power dissipation in regulator is linear with load current $P_{tot} = P_{reg} + P_{last} =$ $(V_i - V_o)I_o + V_oI_o$ $P_{reg} = \Delta V \cdot I_{O} = (V_{i} - V_{o})V_{o} / R_{L}$




Switch-mode voltage supply


- Advantage:
 - Energy efficient: Ideally no energy loss
- Disadvantage:
 - More output noise than for the linear regulators
 - Needs start-up help
 - Large decoupling capacitors to remove ripple
 - Trade-off: fast start-up ⇔small ripple
 - Transistors: Challenge to design switch transistor gate drivers
- Some examples of classes:
 - Buck for voltage reduction,
 - Boost for voltage increase and
 - Buck & Boost-architectures when the input voltage can be both above and below the output voltage.



The buck ensures an energy effective voltage shift down to a level somewhat above the desired output voltage The linear regulator offers a more stable output voltage somewhat below the voltage offered by the switch regulator. No/little need for capacitance




Noise on supply voltage



- Problem: Some elements draw power unevenly. It causes variation in the supply voltage/current level. (This also applies to ground.)
- Improvements with present network
 - Reduce △I? (Vsup, a more smooth current consuming logic family, asynchronous logic)
 - Reduce R?
 - Reduce L?
 - Reduce f?
- Improvements through modification of network
 - 1. Split in several branches
 - 2. Low impedance decoupling close to sensitive electronics

Several branches



- 1. Split in several branches
- For example independent supplies for:
 - Preamplifiers
 - Other analogue circuitry
 - Digital circuitry

Decoupling

2. Low impedance decoupling close to sensitive circuitry


The decoupling capacitor is a charge reservoir that can compensate uneven charging due to ΔI

Noise source

AI


Noise sensitive circuitry

If there is no resistance and/or inductance between a huge capacitor and the circuitry, ripple can in theory be completely removed. However, as illustrated on he bottom figure, there will always be parasitic resistances and inductances. To reduce the effects of these it is important to position the decoupling capacitor as close as possible to the sensitive circuitry.




Signal edge spectrum

- CMOS current noise:
 Triangular shape
- FFT
 - Period (low f)
 - Edges (high f)
- Edge
 - Decrease with 40dB/decade above 1/(πtr)



Decoupling - Typical inductances


Standard has been for almost 50 years to add a 10nF or 100nF decoupling capacitor. For today's frequencies above 50 MHz this is not sufficient, due to parasitic inductances of 10-40nH. Now an added capacitance has to be considered as a LC-element.




- SMT (surface mounted): 1-2nH
- PCB trace: 5-20nH
- IC leadframe: 3-15nH


Decoupling - Three different capacitors


- 100nF&30nH⇒3MHz
- 10nF&30nH⇒9MHz
- It is possible to tune the dip to a specific frequency below 50MHz
- Above 50MHz the 30nH dominates, independent of the capacitance value.
- Making 30nH half would only increase f by 1.41.
- Above 50MHz a single capacitor is not sufficient!



Decoupling - Equal parallel capacitors, 100nF Inductance Difficult to reduce for one line Reduction through multiple in parallel Example N capacitors in parallel Total capacitance 100nF Effective inductance 30nH/N N=1,8,64,512







Decoupling - Example 1/3

- Frequencies from:
 - Triangular edges decreases -40dB pr decade above corner frequency,
 - decap increases 20dB pr decade in inductive region.
- ⇒ Gives total decrease of -20dB/decade.
- Have to ensure low enough impedance until triangular frequency.

- Strategy: N equal capacitors.
- Example values:
 - Current spikes of 2.5A.
 - Voltage supply of 5V which shall be kept within 5% by the decoupling capacitors.
 - Current spike rise and fall time found to be 2ns.
 - Low frequency corner is 2MHz.

Decoupling - Example 2/3

• Number of capacitors:

$$n = \frac{2L}{Z_{\iota}t_{r}} = \frac{2\cdot 10nH}{0.2\Omega\cdot 2ns} = 50 \text{ (Ott Eq 11.7)}$$

- L: Inductance of each capacitor = 10nH
- tr: Rise time/fall time=2 ns
- Zt: Low frequency target impedance
- K: 2

$$Z_{_{t}} = \frac{kdV}{dI} = \frac{2 \cdot 250mV}{2.5A} = \frac{500mV}{2500mA} = 0.2\Omega \; \text{(Ott Eq 11.8)}$$

Capacitor

$$\frac{1}{\omega C} \le Z_t$$

$$C = \frac{1}{Z_t \cdot 2 \cdot \pi \cdot 2MHz} = 400nF$$


$$C_u = 400nF/50 = 8nF \Rightarrow 10nF$$

Upper frequency

$$f = \frac{1}{\pi \cdot t_r} = \frac{1}{\pi \cdot 2ns} = 159MHz$$
 (Fig 11.4)

Decoupling - Example 3/3: Resulting behaviour

50x10nF



- Solid line: Requirement
- Dashed line: Expected capacitor behaviour

Typical parasitic values

Typical numbers:

Resistance on chip:

 $30m\Omega/sq$ $(1cm+1cm)/30\mu m=2\Omega$

Inductances:

Bonding wire:10nH IC leadframe: 3-15nH

Surface mounted cond.: 1-2nH

PCB trace: 5-20nH Electrolyte cap.: 25nH Disc cond.: 4-6nH

Coax 50Ω:

250nH/m, 100pF/m

Examples of generated noise:

1)

I=100µA (Small!)

 $\Sigma R=10\Omega$

⇒ V=1mV over resistance

2)

I=100μA L=250nH

Tr=50ns ≈ f=10MHz

V=XL I=ωL I=2πF I=1.6mV

 \Rightarrow <u>V=1.6mV</u> over inductance

Is 1mV or 1.6mV a problem?

In a sensitive sensor system: Yes

In a digital system: No

Careless digital design may result in: I=10mA, R=50 Ω \Rightarrow V=500mV. If the threshold is low this noise level may

become a problem.

If the frequency is increased to 100MHz we will have V=16mV.

Frequency above 1GHz

REMEMBER: The wave length at 300MHz is 1 meter.


A 1m long coax may be considered as

a capacitor and an inductance at frequencies below 300 MHz but as

a 50Ω resistance at frequencies over 300MHz. (The last case assumes correct cable termination.)

Example: Power noise in sensor system 1/7

- The system consists of
 - Wheatstone balanced bridge sensor
 - Long twisted pair sensor wire
 - Gain Front End (FE) supplied by 9B battery
 - Commercial DAQ sampling and ADC module that may be supplied from: i) 220V through the PC usb-connection, ii) from the PC battery, iii) 220V from private adapter, iv) from a private 9V battery bank
 - PC, supplied from 220V or private battery
- P, N and their difference D are sampled sequentially.





EX: Different DAQ power supplies 2/7


- Measurement
 - Signals from top: D, P and N
 - Five DAQ supply set-ups:
 - 1: From 220V (through PC and USB)
 - 2 & 4: From PC battery
 - 3: From 220V private adapter
 - 5: From 9V battery cluster





 Sampling of the differential signal gives less noise than P and N individually except for the last set-up. With a 9V cluster the noise is at a minimum and similar.











Signal reference 1/2


To represent a value an analogue signal needs to be compared to a reference. There are two options:

Relative to a common signal ground (unbalanced)

The value of the signal is represented as the difference to a stable reference (signal ground). Only the signal is amplified, filtered etc.

2. Relative to an opposite signal (differential)

The signal value is the difference between two signals. The opposite experience similar signal processing (amplification, filtering etc.)



Signal reference 2/2

In the simplest and least noise critical systems we may use the first solution (unbalanced) with signal ground and power ground in the same node. In the slightly more critical system the differential solution is used. The differential will be able to protect better against common noise from supply or other sources (PSRR is an important parameter.) In the most noise-sensitive systems we use the first unbalanced solution but with private signal ground separated from the power ground.

Noise sensitivity	Signal reference strategy	
Least	Unbalanced with shared signal ground and power ground.	
Middle	Differential (Better PSRR!)	
Most	Unbalanced but with separated signal ground and power ground.	


PSRR (Power Supply Rejection Ratio)

To determine the signal sensitivity to supply noise we must:

- 1. Find the noise sensitivity
- 2. Find the noise contribution from all modules connected to the supply
- 1. Noise sensitivity:
 - Linear and non-clocked circuitry: AC-analysis
 - Un-linear or clocked circuitry (say switch cap and mixers): The frequency characteristics are established through a number of transient analysis

2. Noise contribution:

Simulate the variation in current consumption for all modules connected to the same power



Conventional simulation modes 1/3

- DC-analysis
- AC-analysis (Frequency/small-signal analysis)
- Transient analysis (Timing analysis)

DC-analysis:


Voltage and currents are set by the initial value at 0 ns. Coils are short circuited (0 Ohm) and capacitors removed (∞ Ohm). All other simulation modes start with an DC-analysis.

AC-analysis (frequency mode):

The offset value (DC-value) of the input signal decides the simulation equations and parameters to be used. This mode gives the response of a infinitesimal small AC-signal. (Will not turn on/off switches, trigger latches etc.)

Transient analysis (time mode):

The simulation equations and parameters are chosen based on the actual voltage and current at every point of time.



Exercise 3/3


Amplifier with a gain equal to 100. High supply is 5 Volt and low supply is 0 Volt. Input signal with offset 2.5 Volt and amplitude 1 Volt.


What will the output signal be if we do:

- an AC-analysis?
- an transient analysis?


Mixer: Noise example 1/3

- Mixer: ω1,ω2⇒(ω2-ω1),
 (ω2+ω1), {(3ω2-ω1),
 (3ω2+ω1)}... etc.
- Frequency mode simulation does not work well in clocked architectures like mixers. Instead we have to use timing analysis.
- Schematic:
 - Noise source (from file)
 - Band pass filter
 - Signal inverter
 - Two phase mixer





 Frequency analysis does not "understand" the mixer. We will only see the effect of the bandpass filter. We will not see the frequency products generated by the mixer.



 Here we have done timing analysis. As a signal source we have used a wide band noise source.

Green: FFT at the noise source (flat/white spectre)

Blue: FFT after the band pass filter

Red: FFT after the Mixer. We can see clearly the two (compressed) tops on each side of the mixer frequency.

Capacitive coupling

Two conducting materials ⇒ capacitive coupling Model for capacitive coupling : Capacitance

Capacitor:

$$C = \varepsilon \cdot \frac{A}{t} \qquad C = \frac{dQ}{dV}$$

Two-wire capacitive coupling

- Conductor 1 is a noise source while 2 is the noise receiver.
- V1: Voltage on conductor 1 (Noise source)
- Vn: Voltage on conductor 2 from 1 (Received noise)




Figure 2-1. Capacitive coupling between two conductors.

$$V_{N} = \frac{X_{C_{2G}} \parallel R}{X_{C_{2G}} \parallel R + X_{C_{12}}} V_{1} \qquad \frac{\frac{1}{j\omega C_{2G}} \cdot R / \left(\frac{1}{j\omega C_{2G}} + R\right)}{\frac{1}{j\omega C_{2G}} \cdot R / \left(\frac{1}{j\omega C_{2G}} + R\right) + \frac{1}{j\omega C_{12}}}$$

Split analysis in two cases

$$V_{N} = \frac{j\omega[C_{12}/(C_{12} + C_{2G})]}{j\omega + 1/[R(C_{12} + C_{2G})]}V_{1}$$

We will split our analysis in two cases depending on the denominator.

- 1. $1/[R(C_{12}+C_{2G})]$ (real) is larger than ω (imaginary)
- 2. The real part is smaller than the imaginary part

Case 1 (real denominator) $R \ll \frac{1}{j\omega(C_{12} + C_{2G})}$

$$R << \frac{1}{j\omega \left(C_{12} + C_{2G}\right)}$$

When is this the case for a CMOS ASIC?

Example:

 Σ C = 250fF f=1MHz

 \Rightarrow R less than 600k Ω

Which R values can we have in a CMOS circuit?

CMOS input impedance: Very high

CMOS output impedance:

Conducting: Some $k\Omega$ Non-conducting: Several $M\Omega$

i.e. we are talking about a driven node!

NB! In the case of high frequencies or large total capacitance even an ordinary driven output will have too large resistance to be covered by this case.

Parasitic capacitances on an ASIC

(not included in the device models):

- Crossing metal and poly-conductors
- Parallel metal and poly-conductors
- Between wires and substrate

Some ASIC examples:

1) Power wire routed in parallel with a noisy wire in a length of 1 mm and with minimum separation distance. The noisy signal has a rise/fall time of 50 ns and toggle between 0V and 5V.

(f=10MHz, R=2k Ω , C₁₂=100fF,V₁=5V)

- ⇒Vn=60mV
- 2) Wide signal wire (50µm, i.e. low impedance), crossing equally wide (50µm) power wire. 20 mV noise on the power conductors with a dominating frequency of 40MHz.

(f=40MHz, R=2k, C12=100fF,V1=20mV)

⇒VN=1mV

(Is 1mV much?)

3) Signal wire in metal routed over a substrate with 1 mm length and 2 μm width. The substrate noise has an amplitude of 20 mV and a dominating frequency of 40 MHz. (f=40MHz, R=2k, C12=100fF,V1=20mV)

⇒Vn=1mV

NB! This is a simplified model. The substrate will also have a resistor and thus a more complex filter performance!!

Case 2 (Imaginary denominator) $R >> \frac{1}{j\omega(C_{12} + C_{2G})}$

$$R >> \frac{1}{j\omega(C_{12} + C_{2G})}$$

When is this the case for a CMOS ASIC?

- When the node is not driven by a transistor, for example it is a dynamic memory element,
- When the frequency is high, or
- When the parasitic capacitance and/or other capacitance is large


What will the voltage be in node 2 in this case?

$$V_N = \left(\frac{C_{12}}{C_{12} + C_{2G}}\right) V_1$$

The relation between the parasitic capacitance and the total capacitance in the inspected node will decide the ratio of the noise transferred.


We find from this that it is important that memory nodes have sufficient storage capacitance and little parasitic capacitance. Hence the distance from the driving source to the storage element and from the storage element to the reader should be short.

Capacitance: Width/distance



 The parasitic capacitance is proportional with the «area» divided by the «thickness». In the figure this is d/D. If the distance is increased the curve will have a 1/x-shape.

Graphical presentation of both cases




$$\omega = \frac{1}{R(C_{12} + C_{2G})}$$

Figure 2-3. Frequency response of capacitive coupled noise voltage.

The curve shows the two cases we have analysed, the first case to the left and the second to the right.

Notice that the expression for case 2 is also an upper limit for case 1. Hence we can use case 2 as a «worst case» estimate. This may simplify the calculations if we do not know the frequency spectrum of the noise or if we do not know R.

The effect of shielding



- a) "Floating" screen
- Solid screen completely covering conductor 2. Figure 24. (
- Screen (and conductor) has infinite resistance towards everything else.

$$V_S = \left(\frac{C_{1S}}{C_{1S} + C_{SG}}\right) V_1$$

Note that C2s is not included.

Vs has the same potential as we found for conductor 2 earlier with infinite R resistance.

$$V_N = V_S$$

b) The screen is grounded


$$V_N = V_S = 0$$

The effect of screening

c) Screen does not cover all of the conductor

Screen grounded.






Case 2 as discussed earlier but:

- C₁₂ is reduced
- C_{2G} is increased with C_{2S}
- ⇒ Reduced capacitive coupling

The effect of screening

d) Resistance between conductor 2 and ground



Like our original model but C2G is extended with C2S.

Case 1 and 2 with partial screen

Case 1:

$$R << \frac{1}{j\omega (C_{12} + C_{2G} + C_{2S})}$$

The increase in capacitance C_{28} is larger than the reduction in capacitance C_{12} . Thus the corner frequency between the two cases has decreased.

The induced noise is still:

$$V_N = j\omega R C_{12} V_1$$

But now with a much smaller C12.

Case 2...

... will be as the previous case with infinite resistance.

How should the screen be...?

The main function of the screen is to reduce C₁₂. Assuming this should C₂₈ be small or large?, i.e. should the screen be close to the noise receiver or should the distance be large? Based on the previous expressions it may seem as C₂₈ should be a large as possible. However if a sensor generates a charge we want as much as possible of this to reach the preamplifier input capacitance (transistor gate). Thus it will not be desirable to have too much capacitance on the signal conductor. It may be desirable that the screen is at a certain distance from the signal conductor.


Screens on ASICs

Horizontal screen between conductors:



will increase the capacitance towards a stable potential C2G. Limited influence on C12.


Vertical screen between conductors:



reduces C₁₂ and increases C_{2G} if the screen is wide enough.

Coax on ASIC

 It is possible to make a coaxlike structure on an ASIC. To make it 100% dense on the sides long via-contacts have to be used. This violates standard design rules but the process house may allow it for this purpose.



Implementation

Crossing conductors:

If possible, put the noise sensitive wire in a higher metal layer, the noise source in a low layer and have a metal screen between.

Noise in substrate:

Estimate: Difficult. For "worst case" estimates the substrate is considered conducting with zero resistance.

Counter measure: Wire to be protected in the highest metal layer. Screen in metal, poly or well. Well/substrate must be connected with many contacts to achieve as low resistance as possible to areas below the sensitive wire. (If possible the well should be connected to screen instead of VCC etc.)

Counter measures towards capacitive noise


- 1. Avoid crossing if possible
- 2. Minimize wire width when crossing
- 3. Increase distance
- 4. Use screen
- 5. Consider adding capacitive ground capacitance
- 6. Chose isolation with lower ε_r
- 7. Reduce output impedance of line driver
- 8. Reduce frequency (avoid sharp edges)
- 9. Reduce the voltage range of the noise source
- 10.Generate opposite noise
- 11.Active screen

Generate opposite noise

Example:

Digital control signals have to cross an area with analogue dynamic memory elements. A voltage step of 5V on one of these lines will generate noise in the dynamic memory elements. To compensate for this we add a dummy line with the exact opposite signal. We make this as equal as possible with the same line driver and the same size of the (dummy) load.

- The voltage step and shape should be as equal as possible but in the opposite direction.
- The capacitive coupling to the sensitive cells should be as equal as possible.




Active screen

- ■It is very efficient to reduce capacitive coupling and capacitive noise. It can also be used to implement a very high input impedance.
- It consists of a screen that is driven by a follow amplifier reading the signal to be protected.
- ■The screen is placed between the signal and other noise sources and capacitive loads. In this way they are hidden.
- ■When the screen has the same potential as the signal, the screen will effectively be invisible and the effective capacitance zero.

Active shield - theory

- The effective capacitance experienced by a signal depends on the signal on the other side of the capacitor.
- If the other side is grounded the effective capacitance will be the original one. If it is in opposite phase it will be larger while it will be less if it is in phase. If the signal is equal the capacitance will disappear.




Active shield example

The elements we want to see are:


V(Ssrc): source signal
C5: Sensor capacitance
C3 & R1: Input impedance
Since C5=C3 we will have
V(SIGNAL)=V(Ssrc)/2 when we have
managed to make all others invisible.

- With floating shield the noise Nsrc will dominate SIGNAL due to the large C1&C2.
- With grounded shield Nsrc will be stopped but Ssrc will be attenuated due to the large C1.
- With active shield Nsrc and C1 will be invisible.



Active shield – Sensor matrix example

- Active shield can be used to select one capacitor in a sensor matrix.
- Our example target is C32
- Method: Ground the C32 row and connect all other rows to active shield.
- The other columns are grounded but may be connected to active shield to reduce power.
- Simulation shows V(Sense)=V(Src)/2! Thus only C100 and C32 influence and we have succeeded!



INDUCTIVE COUPLING

$$\phi = LI$$

L: inductance, I: current in closed circuit, ϕ . magnetic flux

L is a function of the geometry of the closed circuit and the materials within the magnetic field.

 $M_{12} = \frac{\phi_{12}}{J}$

 I_1 M₁₂ mutal inductance between circuit 1 and circuit 2.

 ϕ_{12} flux in circuit 2 due to current in circuit 1. In current in circuit 1.

Inductive coupling

$$V_N = -\frac{d}{dt} \int_A B \cdot d\ddot{A}$$

The voltage V_N is generated in a circuit loop around an area A with a flux density B. A and B are vectors. (A is a normal vector to the plane.)

Special condition example:

Conditions: A is constant, B varies with a sin function but is at the same time constant all over A. The angle θ is between A and B.

$$V_N = j\omega BA\cos\theta$$

Since ϕ_{12} =BAcos θ in this case will have:

$$V_{N} = j\omega M I_{1} = M \frac{di_{1}}{dt}$$




Figure 2-7. Induced noise depends on the area enclosed by the disturbed circuit.

Inductive coupling between two conductors

(Both are parts of their own closed loops.)

How to reduce undesired inductive coupling:

- Increase the distance between the circuits
- Twin the noisy conductors (assuming the current returns through the opposite conductor and not through the ground plan.)
- Reduce the receiving area by putting the receiving circuit closer to the ground plan.
- Twin the receiving conductors.




Figure 2-8. Magnetic coupling between two circuits.

- Orienting source and receiver perpendicular
- Use a screen

Identifying E and M field ELECTRIC COUPLING




Figure 2-9. (A) Equivalent circuit for electric field coupling; (B) equivalent circuit for magnetic field coupling.

When R2 is reduced..... If the voltage is measured over R1..... increases is the coupling inductive while if it decreases the coupling is capasitive.

This example illustrates how we can know whether the noise is due to an E-field or an M-field. When we know this we can do further actions towards the type of noise we have identified.