



_VCTL high -> BGR bias, connect VREC to VDD BIAS
 _VCTL low -> external bias, external VDD BIAS

Vbias2 -> 1.10 V
 Vbias3 -> 0.88 V
 Vbias4 -> 0.68 V
 Vref -> 1.177 V
 Vb_buff -> 1.4 V
 Vdd_buff -> 2.5 V
 Vdd_bias -> 2.5 V (2.2 V)



Cload -> 5 μ F
 Resr -> 0.5 Ohm
 Iload -> 10 mA
 Cbp -> 10 nF
 C* -> 10 pF