
# ECE 416/516 IC Technologies

Lecture 16:
Back-End Processing
& Manufacturing

Professor James E. Morris
Spring 2012

#### Chapter 15

Device Isolation, Contacts, and Metallization




Fabrication Engineering at the Micro- and Nanoscale

Campbell


Copyright © 2009 by Oxford University Press, Inc.

#### **BACKEND TECHNOLOGY**

### Introduction



- Backend technology: fabrication of interconnects and the dielectrics that electrically isolate them.
- Early structures were simple by today's standards.




- More metal interconnect levels increases circuit functionality and speed.
- Interconnects are separated into local interconnects (polysilicon, silicides, TiN) and intermediate/ global interconnects (Cu or Al).
- Backend processing is becoming more important.
- Larger fraction of total structure and processing.
- Starting to dominate total speed of circuit.

3

Year of Production	1998	2000	2002	2004	2007	2010	2013	2016	2018
Technology N ode (half pitch)	250 nm	180 nm	130 nm	90 nm	65 nm	45 nm	32 nm	22 nm	18 nm
MPU Printed Gate Length		100 nm	70 nm	53 nm	35 nm	25 nm	18 nm	13 nm	10 nm
Min Metal 1 Pitch (nm)				214	152	108	76	54	42
Wiring Levels - Logic				10	11	12	12	14	14
Metal 1 Aspect Ratio (Cu)				1.7	1.7	1.8	1.9	2.0	2.0
Contact Aspect Ratio (DRAM)				15	16	>20	>20	>20	>20
STI Trench Aspect Ratio				4.8	5.9	7.9	10.3	14	16.4
Metal Resistivity (μοhm-cm)	3.3, 2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2
Interlevel Dielectric Constant	3.9	3.7	3.7	<2.7	<2.4	<2.1	<1.9	<1.7	<1.7

- More sophisticated analysis from the 2003 ITRS interconnect roadmap.
- Global interconnects dominate the RC delays.
- "In the long term, new design or technology solutions (such as co-planar waveguides, free space RF, optical interconnect) will be needed to overcome the performance limitations of traditional interconnect." (ITRS)


#### A. Contacts



- Early structures were simple Al/Si contacts.
- Highly doped silicon regions are necessary to insure ohmic, low resistance contacts.


$$\rho_{c} = \rho_{co} \exp \left( \frac{2\phi_{B} \sqrt{m^{*} \epsilon_{s}}}{\hbar \sqrt{N_{D}}} \right)$$

- $\bullet$  Tunneling current through a Schottky barrier depends on the width of the barrier and hence  $N_{\text{\tiny D}}.$
- In practice,  $N_D$ ,  $N_A \stackrel{\triangleright}{>} 10^{20}$  are required.



**Figure 15.17** Schottky shunted bipolar transistor used for nonsaturating bipolar logic.

5





**Figure 15.22** Two carrier transport mechanisms typically found in metal semiconductor contacts.


Fabrication Engineering at the Micro- and Nanoscale

Campbell


Copyright © 2009 by Oxford University Press, Inc.










- Si diffuses into Al, voids form, Al fills voids ⇒ shorts!
- 1st solution add 1-2% Si in Al to satisfy solubility. Widely used, but Si can precipitate when cooling down and increase  $\rho_c$ .





• Better solution: use barrier layer(s). Ti or TiSi<sub>2</sub> for good contact and adhesion, TiN for barrier.



























- The biggest change that has occurred in the past 5 years is the widespread introduction of Cu, replacing aluminum.
- Cu cannot be easily etched since the byproducts, copper halides are not volatile room temperature.
- Electroplating plus a damascene process (single or dual) is the obvious solution and is widely used today.
- Cu is the dominant material in logic chips today (μp, ASICs), but not in most memory chips.





 Typical modern interconnect structure incorporating all these new features.



































#### THE FUTURE OF BACKEND TECHNOLOGY

 $\bullet \text{ Remember:} \qquad \tau_L = 0.89 \text{RC} = 0.89 \cdot K_I K_{ox} \epsilon_o \rho L^2 \bigg( \frac{1}{H x_{ox}} + \frac{1}{W L_S} \bigg) \tag{1}$ 

Year of Production	1998	2000	2002	2004	2007	2010	2013	2016	2018
Technology N ode (half pitch)	250 nm	180 nm	130 nm	90 nm	65 nm	45 nm	32 nm	22 nm	18 nm
MPU Printed Gate Length		100 nm	70 nm	53 nm	35 nm	25 nm	18 nm	13 nm	10 nm
Min Metal 1 Pitch (nm)				214	152	108	76	54	42
Wiring Levels - Logic				10	11	12	12	14	14
Metal 1 Aspect Ratio (Cu)				1.7	1.7	1.8	1.9	2.0	2.0
Contact Aspect Ratio (DRAM)				15	16	>20	>20	>20	>20
STI Trench Aspect Ratio			(	4.8	5.9	7.9	10.3	14	16.4
Metal Resistivity (μοhm-cm)	3.3, 2.2	2.2	2.2	2.2	22	2.2	2.2	2.2	2.2
Interlevel Dielectric Constant	3.9	3.7	4	<2.7	<2.4	<2.1	<1.9	<1.7	<1.7

- Reduce metal resistivity use Cu instead of Al.
- Aspect ratio advanced deposition, etching and planarization methods.
- Reduce dielectric constant use low-K materials.

3

Material class	Material	Dielectric constant	Deposition technique
Inorganic	SiO <sub>2</sub> (including PSG and BPSG)	3.9-5.0	CVD/Thermal ox./Bias- sputtering/HDP
	Spin-on-glass (SiO <sub>2</sub> ) (including PSG, BPSG)	3.9-5.0	SOD
	Modified SiO <sub>2</sub> (e.g. fluorinated SiO <sub>2</sub> or hydrogen silsesquioxane - HSQ)	2.8-3.8	CVD/SOD
	BN (Si)	>2.9	CVD
	Si <sub>3</sub> N <sub>4</sub> (only used in multilayer structure)	5.8-6.1	CVD
Organic	Polyimides	2.9-3.9	SOD/CVD
	Fluorinated polyimides	2.3-2.8	SOD/CVD
	Fluoro-polymers	1.8-2.2	SOD/CVD
	F-doped amorphous C	2.0-2.5	CVD
Inorganic/Org- anic Hybrids	Si-O-C hybrid polymers based on organo-silsesquioxanes (e.g. MSQ)	2.0-3.8	SOD
Aerogels (Microporous)	Porous SiO <sub>2</sub> (with tiny free space regions)	1.2-1.8	SOD
Air bridge		1.0-1.2	

All of these approaches are beginning to appear in advanced process flows today


#### **Summary of Key Ideas**

- Backend processing (interconnects and dielectrics) have taken on increased importance in recent years.
- Interconnect delays now contribute a significant component to overall circuit performance in many applications.
- Early backend structures utilized simple AI to silicon contacts.
- Reliability issues, the need for many levels of interconnect and planarization issues have led to much more complex structures today involving multilayer metals and dielectrics.
- CMP is the most common planarization technique today.
- Copper and low-K dielectrics are now found in some advanced chips and their use will likely be common in the future.
- Beyond these materials changes, interconnect options in the future include architectural (design) approaches to minimizing wire lengths, optical interconnects, electrical repeaters and RF broadcasting. All of these areas will see significant research in the next few years.

35

#### Chapter 20

#### **Integrated Circuit Manufacturing**



Fabrication Engineering at the Micro- and Nanoscale

Campbell

Copyright © 2009 by Oxford University Press, Inc.

# **Lecture Topics & Objectives**

- Contamination, Defects & Distributions
- Yield
  - uniform defects
  - · non-uniform defects
  - multiple defect types
- · Reliability & Failure
  - distributions and plotting
  - target failure rates
  - accelerated testing
- <u>Objective</u>: Can use reliability statistics with various models

### **Cause of Defects**

### Faulty circuits by:

- Processing faults:
- thickness variations, oxide, poly-Si
- residues
- Circuit tolerances may be exceeded by device variation by minor processing variations.
  - Dirt etc:
    - during lithography or metallization etc.
    - may have missing parts of circuit.
    - importance of clean room, water, etc.


# SEMICONDUCTOR MANUFACTURING: YIELD, CLEAN ROOMS, WAFER CLEANING, GETTERING, SPC, DOE, CIM

 Modern IC factories employ a three tiered approach to controlling unwanted impurities: 1. clean factories 2. wafer cleaning 3. gettering

Year of Production	1998	2000	2002	2004	2007	2010	2013	2016	2018
Technology N ode (half pitch)	250 nm	180 nm	130 nm	90 nm	65 nm	45 nm	32 nm	22 nm	18 nm
MPU Printed Gate Length		100 nm	70 nm	53 nm	35 nm	25 nm	18 nm	13 nm	10 nm
DRAM Bits/Chip (Sampling)	256M	512M	1G	4G	16G	32G	64G	128G	128G
MPU Transistors/Chip (x10 <sup>6</sup> )				550	1100	2200	4400	8800	14,000
Critical Defect Size	125 nm	90 nm	90 nm	90 nm	90 nm	90 nm	65 nm	45 nm	45 nm
Starting Wafer Particles (cm <sup>-2</sup> )				<0.35	<0.18	<0.09	<0.09	< 0.05	<0.05
Starting Wafer Total Bulk Fe (cm <sup>-3</sup> )	3x10 <sup>10</sup>	1x10 <sup>10</sup>							
Metal Atoms on Wafer Surface	5x10°	1x10 <sup>10</sup>							
After Cleaning (cm <sup>-2</sup> )									
Particles on Wafer Surface After				75	80	86	195	106	168
Cleaning (#/wafer)									

2003 ITRS Front End processes

 Contaminants may consist of particles, organic films (photoresist) heavy metals or alkali ions.




39

### Contamination

Example #1: MOS V<sub>TH</sub> is given by 
$$V_{TH} = V_{FB} + 2\phi_f + \frac{\sqrt{2\epsilon_S q N_A (2\phi_f)}}{C_O} + \frac{qQ_M}{C_O}$$
 (1)

If  $t_{ox}$  = 10 nm, then a 0.1 volt  $V_{th}$  shift can be caused by  $Q_{M}$  = 6.5 x 10<sup>11</sup> cm<sup>-2</sup> (< 0.1% monolayer or 10 ppm in the oxide).


#### **Example #2: MOS DRAM**




• Refresh time of several msec requires a generation lifetime of

$$\tau = \frac{1}{\sigma v_{th} N_t} \ge 100 \,\mu\text{sec} \qquad \textbf{(2)}$$


- This requires trap density  $N_t \ge 10^{12} \text{ cm}^{-3} \text{ or } \le 0.02 \text{ ppb.}$
- •Traps typically Au, Fe, Cu impurities





#### **Modeling Wafer Cleaning**

- Cleaning involves removing particles, organics (photoresist) and metals from wafer surfaces.
- Particles are largely removed by ultrasonic agitation during cleaning.
- Organics like photoresists are removed in an O2 plasma or in H2SO4/H2O2 solution
- The "RCA clean" is used to remove metals and any remaining organics.
- Metal cleaning can be understood in terms of the following chemistry.



$$Si + 2H_2O \leftrightarrow SiO_2 + 4H^+ + 4e^-$$
 (5)

$$\mathbf{M} \leftrightarrow \mathbf{M}^{z+} + \mathbf{z}\mathbf{e}^{-} \tag{6}$$

- If we have a water solution with a Si wafer and metal atoms and ions, the stronger reaction will dominate.
- Generally (6) is driven to the left and (5) to the right so that SiO<sub>2</sub> is formed and M plates out on the wafer.
- Good cleaning solutions drive (6) to the right since M<sup>+</sup> is soluble and will be desorbed from the wafer surface.


43

Oxidant/	Standard	Oxidation-Reduction Reaction
Reductant	Oxidation Potential (volts)	
Mn <sup>2+</sup> /Mn	1.05	$Mn \leftrightarrow Mn^{2+} + 2e^{-}$
SiO <sub>2</sub> /Si	0.84	$Si + 2H_2O \leftrightarrow SiO_2 + 4H^+ + 4e^-$
Cr <sup>3+</sup>		$Cr \leftrightarrow Cr^{3+} + 3e^{-}$
Ni <sup>2+</sup>		$Ni \leftrightarrow Ni^{2+} + 2e^{-}$
Fe <sup>3+</sup>		$Fe \leftrightarrow Fe^{3+} + 3e^{-}$
H <sub>2</sub> SO <sub>4</sub>		$H_2O + H_2SO_3 \leftrightarrow H_2SO_4 + 2H^+ + 2e^-$
Cu <sup>2+</sup>		$Cu \leftrightarrow Cu^{2+} + 2e^{-}$
O <sub>2</sub>		$2H_2O \leftrightarrow O_2 + 4H^+ + 2e^-$
Au <sup>3+</sup>		$Au \leftrightarrow Au^{3+} + 3e^{-}$
H <sub>2</sub> O <sub>2</sub>		$2H_2O \leftrightarrow H_2O_2 + 2H^+ + 2e^-$
O <sub>3</sub>		$O_2 + H_2O \leftrightarrow O_3 + 2H^+ + 2e^-$


- The strongest oxidants are at the bottom (H<sub>2</sub>O<sub>2</sub> and O<sub>3</sub>). These reactions go to the left grabbing e<sup>-</sup> and forcing (6) to the right.
- Fundamentally the RCA clean works by using H<sub>2</sub>O<sub>2</sub> as a strong oxidant.


#### **Level 3 Contamination Reduction: Gettering**


· Gettering is used to remove metal ions and alkali ions from device active regions.





- For the alkali ions, gettering generally uses dielectric layers on the topside (PSG or barrier Si<sub>3</sub>N<sub>4</sub> layers).
- For metal ions, gettering generally uses traps on the wafer backside or in the wafer bulk.
- Backside = extrinsic gettering. Bulk = intrinsic gettering.


















#### **Modeling Particle Contamination and Yield**



- ≈ 75% of yield loss in modern VLSI fabs is due to particle contamination.
- Yield models depend on information about the distribution of particles.
- Particles on the order of 0.1 0.3 µm are the most troublesome:
  - larger particles precipitate easily
  - smaller ones coagulate into larger particles
- Yields are described by Poisson statistics in the simplest case.

$$Y = \exp^{-A_C D_O}$$
 (3)

where  $\mathbf{A}_{\text{C}}$  is the critical area of the chip (i.e. sensitive to defects) and  $\mathbf{D}_{\text{O}}$  the defect density.

 $Y \rightarrow (1-G) \exp^{-A_C D_O}$  if G = fraction of wafer where all circuits fail (edges, test, etc)


• This model assumes independent randomly distributed defects and often under-predicts yields.


53


 Use of negative binomial statistics eliminates these assumptions and is more accurate.


$$Y = \frac{1}{\left(1 + \frac{A_C D_O}{C}\right)^C}$$
 (4)

where C is a measure of the particle spatial distribution (clustering factor).










Copyright © 2009 by Oxford University Press, Inc.

Fabrication Engineering at the Micro- and Nanoscale

Campbell



### **Uniform Defects: Statistics**

#### Problem is:

Place n balls in N cells.

Calculate probability that a given cell contains k balls.

For n defects spread over N chips on wafer, probability that given chip contains k defects

= 
$$P_k$$
 = n! / (k! (n-k)!) N<sup>-n</sup> (N-1) <sup>n-k</sup> (Binomial distribution)

$$\approx$$
 e<sup>-m</sup> m<sup>k</sup> / k! (Poisson distribution)  
for n & N large, n/N = m finite

### **Uniform Defects Yield**

Yield = Probability that chip contains no defects =  $Y_1 = P_0 = e^{-m}$ 

ie. PoxN good chips on wafer


Prob. that chip contains one defect =  $P_1$  =  $me^{-m}$  If chip area = A, total number of chips = N, then total area = NA, & Defect density  $D_0$  = n/NA Avg no of defects/chip= n/N = m =  $D_0NA/N$  = $D_0A$ 


:. 
$$Y_1 = P_0 = e^{-D_0 A}$$


In practice this value is much too low. Fallacy lies in random distribution of defects. In practice, processing problems tend to cluster in given area.

# **Non-uniform Defect Distributions**

Rewrite yield = Y =  $_0 \int_{\infty} e^{-DA} f(D) dD$ where  $_0 \int_{\infty} f(D) dD = 1$ 








Average defect density =  $D_0$  in all cases.


# **Delta Function**





 $D = D_0$ , i.e. uniform distribution

$$Y_1 = e^{-D_0 A}$$

and for  $D_0A >> 1$ ,  $Y_1 = e^{-D_0A}$ 







# Comparison


$$Y_1 = \exp - D_0 A$$
  
 $Y_2 = (D_0 A)^{-2}$   
 $Y_3 = (2D_0 A)^{-1}$   
&  $Y_2, Y_3 >> Y_1$ 


ie. not as pessimistic as Y<sub>1</sub>

# Gamma Distribution #1

$$f_4(D) = (\Gamma(\alpha) \ \beta^{\alpha})^{-1} \ D^{\alpha-1} \ e^{-D/\beta}$$
 Average density  $D_0 = \alpha\beta$  variance in  $D = \alpha\beta^2$  coeff. of variation =  $(\text{var} \ (D) \ )^{1/2} \ / D_0$  
$$= (\alpha\beta)^{1/2} \ / \ \alpha\beta$$
 
$$= 1 \ / \ \alpha^{1/2}$$

Probability of chip having k defects, 
$$P_k = {}_0 \int^\infty e^{-m} \left( m^k / \ k! \right) f(D) \ dD$$
$$= \left[ \Gamma(k+\alpha) \ / \ (k! \ \Gamma(\alpha)) \right] . \left[ (A\beta)^k \ / \ (A\beta+1)^{k+\alpha} \right]$$





# **Yield with Redundancy**

Yield with redundant circuit designed into chip:

$$Y_1 = P_0 + \eta P_1$$

 $P_0$  is defect probability  $P_1$  is probability of one defect  $\eta$  is probability that one defect can be "repaired" by redundancy.

### Various Defects #1

In practice, each <u>type</u> of defect has its own distribution function

eg. Thin gate oxide, metal opens, etc.

i.e. each defect "n"

---> mean defect density D<sub>0</sub> --> D<sub>no</sub>

---> distribution shape factor S --> S<sub>n</sub>

---> total chip area susceptible to defect

$$A \longrightarrow A_n$$

∴ for each type of defect n,  $Y_n = (1+S_nA_nD_{no})^{-1/Sn}$ 

∴ overall yield  $Y=_{n=1}\Pi^N Y_n=_{n=1}\Pi^N (1+S_nA_nD_{no})^{-1/Sn}$ 

### Various Defects #2

If  $S_n A_n D_{no} \ll 1$ ,

ie. y<sub>n</sub> --> 1 for all individual defect types,

ie. process has been well characterized, defects minimized, controlled etc.,

$$\begin{array}{ll} \text{In Y} & = \sum\limits_{n=1}^{N} - S_{n}^{-1} \text{ In } (1 + S_{n} A_{n} D_{no}) \\ & \approx \sum\limits_{n=1}^{N} - S_{n}^{-1} (S_{n} A_{n} D_{0}) = \sum\limits_{n=1}^{N} - A_{n} D_{no} \end{array}$$

$$\begin{array}{ll} \therefore Y & \approx exp(\text{-}_{n=1}\sum^N A_n D_{no}) \text{ = } exp\text{ - } AD_m \\ & \text{where } D_m = A^{\text{-1}}_{n=1}\sum^N A_n D_{no} \end{array}$$

ie. yield is exponential, independent of shape parameters  $S_n$  provided  $S_n A_n D_{no} << 1$ .

 $D_m$  function of circuit type due to  $A_n$  $\therefore D_m$  varies with circuit type

# **Radial Dependence**

Many defect types have radial dependence, especially handling, misalignment, photoresist residue, etc.

 $\therefore$  D(r) = D<sub>0</sub> + D<sub>R</sub> e<sup>(r-R)/L</sup>, D<sub>0</sub> defect density at center, D<sub>R</sub> increase at edge, r radial coordinate, R wafer radius, L characteristic length for edge defects

$$\therefore Y_R = (\pi R^2)^{-1} \,_0^{\int R} Y \, dA, \quad (A = \pi r^2, dA = 2\pi r \, dr)$$

--> integrate Poisson yield factor over wafer  
= 1 / 
$$(\pi R^2)_0 \int R e^{-D(r)A} 2\pi r dr$$

$$= 2R^{-2} \int_{0}^{R} e^{-D(r)A} r dr$$

#### **Summary of Key Ideas**


- A three-tiered approach is used to minimize contamination in wafer processing.
- Particle control, wafer cleaning and gettering are some of the "nuts and bolts" of chip manufacturing.
- The economic success (i.e. chip yields) of companies manufacturing chips today depends on careful attention to these issues.
- Level 1 control clean factories through air filtration and highly purified chemicals and gases.
- Level 2 control wafer cleaning using basic chemistry to remove unwanted elements from wafer surfaces.
- Level 3 control gettering to collect metal atoms in regions of the wafer far away from active devices.
- The bottom line is chip yield. Since "bad" die are manufactured alongside "good" die, increasing yield leads to better profitability in manufacturing chips.

73

#### Statistical Process Control (SPC) Incoming wafers Continuously gather data on all processes. Compare to previous and performance. Other uncontrolled Unit process Results variables Controlled variables Feedback Figure 20.9 A schematic of a semiconductor process. Both controlled and uncontrolled variables must be considered. Fabrication Engineering at the Campbell Copyright © 2009 by Oxford University Press, Inc. Micro- and Nanoscale

#### Full Factorial experiments (ANOVA)

2 variables. In practice, many more, and data (number of tests) rapidly escalates.



**Figure 20.10** Etch rate of a plasma system as a function of power and pressure.


Fabrication Engineering at the Micro- and Nanoscale

Campbell

Copyright © 2009 by Oxford University Press, Inc.

#### Design of experiments (DOE) for more complex (limits data)

- 1. Identify all variables. 2. "Screening" experiments (to identify "weak" effects.)
- 3. 2<sup>nd</sup>, 3<sup>rd</sup> experiment sequences on significant parameters.



Note variation with P .... "confounded"


Interpretation difficult with few experiments


**Figure 20.11** Particle counts as a function of silane flow and chamber pressure for the low pressure deposition of polysilicon (after DePinto).

Fabrication Engineering at the Micro- and Nanoscale

Campbell

Copyright © 2009 by Oxford University Press, Inc.





## **Target Failure Rates**

Say 100,000 components in system

Say < 1 failure/month

 $\therefore \lambda < 1$  failure / 10<sup>5</sup> devices x 720 hours

= 14 x10<sup>-9</sup> failures / device hr

Define 1 Failure unIT (FIT)

= 1 failure/10 9 device hrs.

10 FIT --> < 1 service call/month (target)

100 FIT --> < 1 service call/ 4-5 days (OK)

1000 FIT --> ~ 2-3 service calls/ day

(unacceptable)

# **Target Failure Rates**

FIT	Fails/month	% failures in	
		10yr life	
10	0.7	0.1%	
100	7.0	1%	
1000	70	10%	

#### 10,000 devices

FIT	Fails/month	<i>J</i>	
		failing/month	
10	0.07	1%	
100	0.7	10%	
1000	7.0	65%	

# **Target Failure Rates**

#### 200 devices

FIT	MTTF % systems	
	(years)	failing/month
10	51	0.16%
100	5	1.6%
1000	0.5	16%

#### 100 devices on test

100 de l'ices on test		
FIT	Time to	
	1 <sup>st</sup> failure	
10	114 yrs	
100	11 yrs	
1000	1 yr	

#### Run 500 devices for 6 months

Confidence	Failure rate
level (%)	(FIT)
99	2100
95	1400
90	1100
60	430
Best estimate	325

## **Accelerated Testing**

For 100 FIT


must wait 114 years for 1 device from 100 to fail.

Need  $10^5$  -  $10^{11}$  hrs (depends on  $\sigma$ ) for median life.

... Obviously need to speed up failure rates & relate back.

## **Temperature Acceleration**

Failure mechanisms chemical etc: Rate R=R<sub>0</sub>exp-E/kt Speed up by increasing T  $Accel = R_2/R_1 = t_1/t_2 = exp(E/k)(T_1^{-1}-T_2^{-1})$ 



Find  $E_a$  for time to failure & T  $t_F = const * exp E_a/kT$ In  $t_F = const + E_a/kT$ 

Then can extrapolate times back to normal T

### **Acceleration Factors**

Incr T	Acceleration factor		Time equiv to 40 yrs	
(°C)			(hrs)	
	E <sub>a</sub> =leV	E <sub>a</sub> =0.5eV	E <sub>a</sub> =leV	E <sub>a</sub> =0.5eV
85	11.5	3.4	30,000	103,000
125	300	17	1200	20,200
150	1700	41	200	8,526
200	31,000	176	11	2,000
250	320,000	570	1.1	616
300	2,200,00	1500	0.2	233

### Miscellaneous

Voltage/Current


Rate R(T, V) = R<sub>0</sub>(T).V $^{\gamma(T)}$   $\gamma \sim 1$  --> 4.5 Cannot get much acceleration with practical device

voltages.

Dielectric breakdown
---> more burn in

Humidity

 $\frac{\text{Burn in}}{\lambda_{\text{FFF}}(t)} = \lambda(t+\tau)$ 



# Summary

- Contamination
- Defect distributions
- · Yield statistics for various defect models
- •Modeling, SPC, DOE, & CIM
- Failure statistics & Accelerated testing
- •(Reliability Theory)

# Assignment #8

**15.4** 

**20.1** 

**15.7** 

**20.2** 

- **15.10**
- **15.11**

5/21/201

ECE 416/516 Spring 2010

87

## Reliability & Failure: CDF

Cumulative Distribution Function (cdf)

Device or system operating at t=0

F(t) = probability that device will fail by time t

F(t) = 0, t < 0

 $0 \le F(t) \le F(t')$  for  $0 \le t \le t'$ 

 $F(t) --> 1 \text{ as } t --> \infty$ 

**Define Reliability Function** 

R(t) = 1 - F(t)

= probability that device will survive until time t

## Reliability & Failure: PDF

Probability Density Function (pdf)

$$f(t) = dF(t)/dt$$

ie. 
$$F(t)$$
 =  $_{0}^{\int t} f(x) dx$   
 $\therefore R(t)$  = 1 -  $F(t)$   
=  $_{0}^{\int \infty} f(x) dx - _{0}^{\int t} f(x) dx$   
=  $_{t}^{\int \infty} f(x) dx$ 

$$f(t) = d/dt (1 - R(t)) = -d/dt R(t)$$

## Reliability & Failure: Hazard Rate

Failure Rate (Hazard Rate)

i.e. instantaneous failure rate (not average)

$$F(t+\Delta t) - F(t) = R(t) - R(t+\Delta t)$$

=fraction of devices good at t which fail by t+∆t

Average failure rate during  $\Delta t$ 

$$= (1 / \Delta t) [(R(t) - R(t+\Delta t)) / R(t)] = \lambda(t),$$

because divide by number left at t

$$\therefore$$
 as  $\Delta t \longrightarrow 0$ ,

$$\lambda(t)$$
 --> R(t)-1 dR(t)/dt  
= - d/dt In R(t) = f(t)/R(t) = f(t)/(1-F(t))

ie. R(t) = exp 
$$\left[-\frac{1}{2}\lambda(x) dx\right]$$


instantaneous failure rate

# Reliability & Failure: MTTF

Mean time to failure (MTTF)
= mean time between failures MTB
if repair assumed

$$\mathsf{MTTF} = {}_{\mathsf{0}} \int^{\infty} \mathsf{t} \, \mathsf{f}(\mathsf{t}) \, \mathsf{d} \mathsf{t}$$

ie. average age at failure



#### A: Constant Failure Rate

$$\lambda(t) = \lambda_0$$
 constant  
 $\therefore R(t) = e^{-\lambda_0 t} \& F(t) = 1 - e^{-\lambda_0 t}$   
 $\therefore f(t) = d/dt F(t) = \lambda_0 e^{-\lambda_0 t}$ 

& MTTF = 
$$_{0}$$
 \( \simet t \lambda \_{0} e^{-\lambda 0} t \) dt  
=  $\lambda_{0} [ t e^{-\lambda 0} t / -\lambda _{0} - _{0} ]^{\infty} e^{-\lambda 0} t / -\lambda_{0} \) dt]
=  $[ -te^{-\lambda 0} t + e^{-\lambda 0} t / -\lambda _{0} ]_{0}^{\infty} = 1 / \lambda_{0}$$ 

#### **B: Weibull Failure Rate Distribution**

Weibull Distribution function Failure rate ∞tpower

$$\lambda(t) = (\beta/\alpha) t^{\beta-1}$$

 $\beta$  < 1 failure rate decr with t (early failures)

 $\beta$  > 1 failure rate increases with t (wear out)

 $\beta$  = 1 failure rate constant

R(t) = 
$$\exp_{-0}\int_0^t (\beta/\alpha) t^{\beta-1} dt$$
  
=  $\exp_{-\beta}\int_0^t (\beta/\alpha) t^{\beta-1} dt$   
=  $\exp_{-\beta}\int_0^t (\beta/\alpha) t^{\beta-1} dt$ 

$$F(t) = 1 - e^{-t \beta/\alpha}$$

f(t) = 
$$(-e^{-t \beta/\alpha})((-\beta t^{\beta-1})/\alpha)$$
 =  $(\beta/\alpha) t^{\beta-1} \exp(-t^{\beta}/\alpha)$ 

### Weibull Notes: Weibull Plots


Notes (I) If some time  $\tau$  of device life expired due to device test, etc.

Write 
$$t = t' + \tau$$

(ii) Weibull plotting paper:

1 - F(t) = 
$$e^{-t \beta/\alpha}$$
  
In (1 - F(t)) =  $-t \beta/\alpha$ 

$$In\{In[1 / (1-F(t))]\}$$
=  $\beta$  In t - In  $\alpha$ 



## **Duame Plotting**

Plot average failure rate (AFR) vs log t

AFR = Fraction of failed devices/t=F(t)/t

If plot is straight line, negative slope:

 $\ln AFR = -s \ln t + \ln k$ 

implies AFR =  $F(t)/t = k t^{-S}$ 

 $F(t) = k t^{1-S}, f(t) = k(1-s)t^{-S}$ 

 $\lambda(t) = f(t)/(1-F(t)) = (k(1-s)t^{-S}) / (1-kt^{1-S})$ 


If only few devices have failed F(t) << 1


 $\lambda(t) \approx k (1-s) t^{-S} = (1-s) AFR$ 

Compare Weibull with  $\beta$  = 1-s,  $\alpha$ = 1/k,

but cannot extrapolate shorter Duame plot for

 $F(t) \ll 1$  to long term where inequality fails.





# Note: Bimodal distributions

