

Poly-Si

Poly-Si Applications

Gate in MOS transistor

Emitter contacts

Conducting paths in VLSI (=metallization)

Conducting plugs and vias

Resistors


Diffusion source for shallow junction

Structural thin film material in MEMS membranes/plates

Poly-Si preparation

In VLSI = CVD deposition


Film structure include grain size can in principle be varied by
The temperature of deposition
(supersaturation depends on T and deposition rate)



Poly-Si electrical properties


$$\rho = \frac{1}{\sigma} = \frac{1}{q \bar{n} \bar{\mu}}$$

Schematical reproduction of some experimental data




Poly-Si electrical properties - simple model

Schematic



$$N_d * L > Qt$$




We have Poisson's equation $\frac{\partial^2 \phi}{\partial x^2} = \frac{qN_d}{K\epsilon_o}$

The solution of this with the appropriate boundary conditions are

$$\phi(x) = \left(\frac{qN_d}{K\epsilon_o} \right) (x - l)^2 + \phi_{co} \quad \text{for } l < |x| < L/2$$

When $L * Nd < Qt$ we have, If we can arbitrary reference phi to the conduction band.



$$\phi(x) = \phi_{co} + \left(\frac{qN_d}{K\epsilon_o} \right) x^2$$

The energy barrier is thus $B = |\phi(0) - \phi(L/2)| = \frac{qL^2}{8K\epsilon_o} N_d$

Since the electron concentration depends on the distance between the Fermi level and the conduction band we can calculate its distribution in the grain

$$n(x) = N_c \exp\left(\frac{-q\phi(x) - E_F}{kT}\right)$$

and the "average" electron concentration is

$$\bar{n} = \frac{1}{L} \int_{-L/2}^{L/2} n(x) dx$$

The position of the Fermi level is found from the condition of charge neutrality

We can now draw a graph showing how the barrier varies with donor concentration

