
TADHG RIORDAN 12309240

ASSIGNMENT 3: COMPUTER ARCHITECHTURE MICROCODED INSTRUCTION SET PROCESSOR

I will show the components for the microcoded instruction set processor component by component, along with a testbench for each and a short comment on how it works. While each component individually works as specified and and I have a 'processor' file which connects them together, I could not in the end get the microcoded instructions work. I believe that I would eventually work this out if I had more time, but underestimated the degree of work in debugging the connected components. The overall Datapath (assignment 2) and register file(assignment 1) work perfectly however and I will specify these also.



PROGRAM COUNTER:

The program counter works by the control of the PI and PL signals. PI will increment it and PL will add it to the enable output and load it.

```
CODE:
entity Program_counter is
    Port ( in0 : in STD_LOGIC_VECTOR(15 DOWNTO 0);
                   reset : IN std_logic;
           PI : in STD_LOGIC;
           PL : in STD_LOGIC;
           Clk : in STD_LOGIC;
           out0 : inout STD LOGIC VECTOR(15 DOWNTO 0)
end Program_counter;
architecture Behavioral of Program_counter is
component Arith_fullAdder
Port (
        X : in STD LOGIC;
        Y : in STD LOGIC;
        Cin : in STD LOGIC;
             Cout : out STD LOGIC;
        Gout : out STD_LOGIC);
end component;
signal p, PICout_sig, PIGout_sig, PLCout_sig, PLGout_sig
:std logic vector(15 downto 0);
signal temp : std logic vector(1 downto 0);
begin
    --PI PORT MAPS
    PI00:Arith fullAdder PORT MAP (
      X => out0(0)
      Y => '1',
   Cin => '0',
   Cout => PICout sig(0),
    Gout => PIGout sig(0)
    );
      PI01: Arith fullAdder PORT MAP(
    X => out0(1)
   Y => '0',
   Cin => PICout_sig(0),
    Cout => PICout_sig(1),
   Gout => PIGout sig(1)
      PI02:Arith fullAdder PORT MAP(
    X => out0(2),
    Y => '0'
   Cin => PICout_sig(1),
   Cout => PICout_sig(2),
   Gout => PIGout_sig(2)
      PI03:Arith fullAdder PORT MAP(
    X => out0(3)
    Y =  '0',
    Cin => PICout_sig(2),
    Cout => PICout sig(3),
```

Gout => PIGout sig(3)

);

```
PI04:Arith fullAdder PORT MAP(
X => out0(4)
Y => '0',
Cin => PICout_sig(3),
Cout => PICout_sig(4),
Gout => PIGout_sig(4)
);
  PI05:Arith fullAdder PORT MAP(
X => out0(5),
Y = '0'
Cin => PICout sig(4),
Cout => PICout sig(5),
Gout => PIGout_sig(5)
  PI06:Arith_fullAdder PORT MAP(
X => out0(6),
Y => '0',
Cin => PICout_sig(5),
Cout => PICout_sig(6),
Gout => PIGout_sig(6)
);
  PI07:Arith fullAdder PORT MAP(
X => out0(7)
Y => '0',
Cin => PICout_sig(6),
Cout => PICout_sig(7),
Gout => PIGout_sig(7)
  PI08:Arith_fullAdder PORT MAP(
X => out0(8),
Y => '0',
Cin => PICout_sig(7),
Cout => PICout_sig(8),
Gout => PIGout sig(8)
  PI09: Arith fullAdder PORT MAP(
X => out0(9)
Y => '0',
Cin => PICout_sig(8),
Cout => PICout sig(9),
Gout => PIGout_sig(9)
  PI10:Arith fullAdder PORT MAP(
X => out0(10)
Y => '0',
Cin => PICout_sig(9),
Cout => PICout_sig(10),
Gout => PIGout_sig(10)
  PI11: Arith fullAdder PORT MAP(
X => out0(11)
Y => '0',
Cin => PICout_sig(10),
Cout => PICout_sig(11),
Gout => PIGout_sig(11)
```

```
);
   PI12:Arith fullAdder PORT MAP(
X => out0(12),
Y => '0',
Cin => PICout_sig(11),
Cout => PICout_sig(12),
Gout => PIGout_sig(12)
);
   PI13:Arith_fullAdder PORT MAP(
X => out0(13),
Y = '0'
Cin => PICout sig(12),
Cout => PICout_sig(13),
Gout => PIGout_sig(13)
);
   PI14:Arith_fullAdder PORT MAP(
X => out0(14),
Y => '0',
Cin => PICout_sig(13),
Cout => PICout_sig(14),
Gout => PIGout_sig(14)
);
   PI15:Arith fullAdder PORT MAP(
X => out0(15),
Y => '0',
Cin => PICout_sig(14),
Cout => PICout_sig(15),
Gout => PIGout_sig(15)
);
   --PL port maps
   PL00:Arith_fullAdder PORT MAP (
   X => out0(0)
   Y => in0(0),
Cin => '0',
Cout => PLCout_sig(0),
Gout => PLGout_sig(0)
   PL01:Arith_fullAdder PORT MAP(
X => out0(1),
Y \Rightarrow in0(1),
Cin => PLCout_sig(0),
Cout => PLCout_sig(1),
Gout => PLGout sig(1)
);
   PL02:Arith_fullAdder PORT MAP(
X => out0(2)
Y \Rightarrow in0(2),
Cin => PLCout_sig(1),
Cout => PLCout sig(2),
Gout => PLGout sig(2)
   PL03:Arith fullAdder PORT MAP(
X => out0(3)
Y => in0(3),
Cin => PLCout_sig(2),
```

```
Cout => PLCout_sig(3),
Gout => PLGout_sig(3)
   PL04:Arith_fullAdder PORT MAP(
X => out0(4)
Y => in0(4),
Cin => PLCout_sig(3),
Cout => PLCout_sig(4),
Gout => PLGout_sig(4)
);
   PL05:Arith fullAdder PORT MAP(
X => out0(5)
Y \Rightarrow in0(5)
Cin => PLCout_sig(4),
Cout => PLCout_sig(5),
Gout => PLGout_sig(5)
);
   PL06:Arith_fullAdder PORT MAP(
X => out0(6),
Y => in0(6),
Cin => PLCout_sig(5),
Cout => PLCout_sig(6),
Gout => PLGout_sig(6)
);
   PL07:Arith_fullAdder PORT MAP(
X => out0(7)
Y => in0(7)
Cin => PLCout_sig(6),
Cout => PLCout_sig(7),
Gout => PLGout_sig(7)
);
   PL08:Arith_fullAdder PORT MAP(
X => out0(8)
Y \Rightarrow in0(8)
Cin => PLCout_sig(7),
Cout => PLCout_sig(8),
Gout => PLGout_sig(8)
);
   PL09:Arith_fullAdder PORT MAP(
X => out0(9),
Y => in0(9),
Cin => PLCout_sig(8),
Cout => PLCout sig(9),
Gout => PLGout sig(9)
);
   PL10:Arith fullAdder PORT MAP(
X => out0(10),
Y = \sin (10)
Cin => PLCout sig(9),
Cout => PLCout sig(10),
Gout => PLGout_sig(10)
);
   PL11:Arith fullAdder PORT MAP(
X \Rightarrow out0(11),
Y =  in0(11),
```

```
Cin => PLCout_sig(10),
   Cout => PLCout_sig(11),
   Gout => PLGout_sig(11)
      PL12:Arith fullAdder PORT MAP(
    X => out0(12),
    Y \Rightarrow in0(12)
   Cin => PLCout_sig(11),
   Cout => PLCout_sig(12),
    Gout => PLGout_sig(12)
    );
      PL13:Arith fullAdder PORT MAP(
    X => out0(13),
   Y => in0(13),
   Cin => PLCout_sig(12),
   Cout => PLCout_sig(13),
   Gout => PLGout_sig(13)
    );
       PL14:Arith_fullAdder PORT MAP(
    X => out0(14),
    Y \Rightarrow in0(14),
   Cin => PLCout_sig(13),
   Cout => PLCout_sig(14),
   Gout => PLGout sig(14)
       PL15:Arith_fullAdder PORT MAP(
   X => out0(15),
   Y \Rightarrow in0(15)
   Cin => PLCout_sig(14),
   Cout => PLCout_sig(15),
   Gout => PLGout_sig(15)
    );
process(Clk)
begin
 if(rising_edge(Clk)) then
   if reset = '1' then out0 <= "0000000000000000";</pre>
    elsif PI = '1' then out0 <= PIGout sig;</pre>
       elsif PL = '1' then out0 <= PLGout sig;</pre>
       end if;
 end if;
end process;
end Behavioral;
                            TESTBENCH:
ENTITY program counterTest IS
END program counterTest;
ARCHITECTURE behavior OF program counterTest IS
     -- Component Declaration for the Unit Under Test
(UUT)
```

```
COMPONENT Program counter
    PORT (
         in0 : IN std logic vector(15 downto 0);
              reset : IN std logic;
         PI : IN std logic;
         PL : IN std logic;
         Clk: IN std logic;
         out0 : inout std logic vector(15 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(15 downto 0) :=
(others => '0');
    signal reset : std logic := '0';
   signal PI : std logic := '0';
   signal PL : std logic := '0';
   signal Clk : std logic := '0';
    --Outputs
   signal out0 : std logic vector(15 downto 0);
   -- Clock period definitions
   constant Clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Program counter PORT MAP (
          in0 => in0,
               reset => reset,
          PI \Rightarrow PI
          PL => PL
          Clk => Clk,
          out0 => out0
        );
   -- Clock process definitions
   Clk process :process
   begin
         Clk <= '0';
         wait for Clk period/2;
         Clk <= '1';
         wait for Clk period/2;
   end process;
```

```
stim proc: process
   begin
      -- hold reset state for 100 ns.
     wait for 100 ns;
     --wait for Clk period*10;
     reset <= '1';
     wait for 5ns;
        reset <= '0';
         --out0 <= "000000000000000";
         --PI <= '1';
         --wait for 10ns;
         --assert out0 = "0000000000000001";
         --PI <= '0';
         --wait for 10ns;
         reset <= '1';
         wait for 10ns;
         reset <= '0';
         --PI <= '0';
         --wait for 10ns;
         --PL <= '1';
         --wait for 10ns;
         --assert out0 = "0000000000000010";
     wait;
   end process;
END;
                      ENTITY
                       CODE
entity extend is
    Port ( in0 : in STD LOGIC VECTOR(5 DOWNTO 0);
          out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
               );
end extend;
architecture Behavioral of extend is
begin
process(in0(5))
```

-- Stimulus process

```
begin
 if in0(5) = '1' then
 out0(15 downto 6) <= "11111111111";
 out0(5 downto 0) <= in0;
 elsif in0(5) = '0' then
 out0(15 downto 6) <= "0000000000";
 out0(5 downto 0) <= in0;
 end if;
end process;
end Behavioral;
                     TESTBENCH
ENTITY extendTest IS
END extendTest;
ARCHITECTURE behavior OF extendTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT extend
    PORT (
         in0 : IN std logic vector(5 downto 0);
         out0 : OUT std logic vector(15 downto 0)
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(5 downto 0) :=
(others => '0');
    --Outputs
   signal out0 : std logic vector(15 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: extend PORT MAP (
          in0 => in0,
          out0 => out0
```

```
);
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim_proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         in0 <= "101010";
         wait for 10ns;
         assert out0 = "111111111111101010";
         in0 <= "001010";
         wait for 10ns;
         assert out0 = "000000000001010";
      --wait for <clock>_period*10;
      -- insert stimulus here
      wait;
   end process;
END;
                       MEMORY
                        CODE
entity Memory is -- use unsigned for memory address
Port ( address : in unsigned(15 downto 0);
          write data : in std logic vector(15 downto
0);
          MW : in std logic;
        read data : out std logic vector(15 downto
0));
       end Memory;
```

```
type mem array is array(0 to 511) of
std logic vector(15 downto 0); -- define type, for
memory arrays
begin
mem process: process (address, write data, MW)
-- initialize data memory, X denotes hexadecimal
number
variable data mem : mem array := (
X"0000", X"0000", X"0003", X"0003",
X"0000"
       , X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
x"0000", x"0000", x"0000",x"0000"
X"0000", X"0000", X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000"
       , x"0000", x"0000",x"0000"
X"0000", X"0000", X"0000", X"0000",
x"0000", x"0000", x"0000",x"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000"
       , X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000"
       , X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000"
x"0000", x"0000", x"0000",x"0000"
X"0000", X"0000", X"0000", X"0000",
```

X"0000", X"0000", X"0000", X"0000",

```
X"0000", X"0000",
                  X"0000",X"0000",
       , X"0000"
X"0000"
                  X"0000",X"0000"
X"0000"
                  X"0000",X"0000"
        X"0000"
                  x"0000", x"0000"
X"0000"
         X"0000"
X"0000",
                   X"0000", X"0000"
         X"0000"
X"0000"
         X"0000"
                   X"0000",X"0000"
x"0000",
         X"0000"
                   X"0000",X"0000"
x"0000",
                   X"0000",X"0000"
         X"0000"
                   X"0000",X"0000"
X"0000", X"0000",
                   X"0000",X"0000"
X"0000"
         X"0000"
                   X"0000",X"0000"
X"0000"
         X"0000",
X"0000",
                  X"0000", X"0000",
         X"0000"
X"0000"
         X"0000"
                  X"0000",X"0000"
x"0000",
         X"0000"
                  X"0000", X"0000"
X"0000",
                  X"0000",X"0000"
         X"0000"
X"0000",
         X"0000",
                   X"0000", X"0000",
                  X"0000",X"0000"
X"0000"
        X"0000"
X"0000",
         X"0000",
                  X"0000",X"0000"
                  X"0000",X"0000"
X"0000"
         X"0000"
X"0000"
                  X"0000",X"0000"
       , X"0000",
X"0000",
         X"0000",
                   X"0000",X"0000"
X"0000"
         X"0000"
                  X"0000",X"0000"
                  X"0000", X"0000",
X"0000",
         X"0000"
X"0000"
                  X"0000",X"0000"
         X"0000",
x"0000",
         X"0000"
                   X"0000",X"0000"
                  X"0000",X"0000"
x"0000",
         X"0000"
X"0000", X"0000",
                  X"0000",X"0000"
                  X"0000", X"0000"
X"0000"
        X"0000"
x"0000",
         X"0000",
                   X"0000",X"0000"
x"0000",
                  X"0000", X"0000",
        X"0000",
X"0000"
                  X"0000",X"0000"
        X"0000"
X"0000",
         X"0000"
                   X"0000",X"0000"
                  X"0000",X"0000"
x"0000",
         X"0000"
X"0000",
         X"0000",
                   X"0000",X"0000"
X"0000"
        X"0000"
                   X"0000",X"0000"
x"0000",
         X"0000",
                   X"0000",X"0000"
X"0000",
                  X"0000",X"0000"
         X"0000"
       , X"0000"
                  X"0000",X"0000"
X"0000"
X"0000"
         X"0000"
                   X"0000",X"0000"
x"0000",
                  X"0000",X"0000"
         X"0000"
X"0000",
                  X"0000", X"0000",
         X"0000"
X"0000"
         X"0000"
                  X"0000",X"0000"
x"0000",
         X"0000",
                  X"0000", X"0000",
X"0000",
         X"0000"
                  X"0000",X"0000"
X"0000"
       , X"0000",
                  X"0000",X"0000"
X"0000"
        X"0000", X"0000", X"0000"
X"0000", X"0000",
                  X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000",
```

```
X"0000", X"0000", X"0000", X"0000",
X"0000"
       , X"0000", X"0000",X"0000"
       , X"0000"
                 , X"0000",X"0000"
X"0000"
x"0000", x"0000"
                  X"0000",X"0000"
X"0000", X"0000",
                  X"0000", X"0000",
X"0000".
        x"0000"
                  X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000"
                  X"0000",X"0000"
X"0000", X"0000"
X"0000", X"0000", X"0000",X"0000"
        x"0000",
X"0000"
                 X"0000",X"0000"
x"0000", x"0000",
                  X"0000",X"0000"
                  X"0000", X"0000",
x"0000", x"0000",
X"0000"
       , X"0000".
                  X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000",
                  x"0000",x"0000"
X"0000", X"0000", X"0000",X"0000",
                 X"0000",X"0000"
X"0000"
       , X"0000"
X"0000", X"0000", X"0000", X"0000"
                  X"0000",X"0000"
X"0000"
       ', X"0000",
X"0000", X"0000", X"0000",X"0000"
X"0000", X"0000",
                  X"0000",X"0000"
X"0000", X"0000",
                  X"0000",X"0000"
                  X"0000",X"0000",
X"0000", X"0000"
X"0000"
       , X"0000", X"0000",X"0000"
X"0000", X"0000", X"0000",X"0000"
X"0000", X"0000",
                  X"0000",X"0000"
X"0000", X"0000", X"0000",X"0000"
       , x"0000", x"0000",x"0000"
X"0000"
X"0000", X"0000", X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000"
       , X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
x"0000", x"0000"
                  X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000"
        X"0000",
                 x"0000",x"0000"
X"0000", X"0000", X"0000",X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000"
       , X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000", X"0000",
X"0000", X"0000", X"0000", X"0000"
X"0000", X"0000", X"0000",X"0000"
);
variable addr:integer;
begin
addr:= conv_integer(address(8 downto 0));
```

```
if MW = '1' then
data mem(addr):= write data;
elsif MW='0' then
read data <= data mem(addr) after 10 ns;</pre>
end if;
end process;
end Behavioral;
                     TESTBENCH
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
-- Uncomment the following library declaration if
using
-- arithmetic functions with Signed or Unsigned
values
-- USE ieee.numeric std.ALL;
ENTITY MemoryTest IS
END MemoryTest;
ARCHITECTURE behavior OF MemoryTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT Memory
    PORT (
         address : IN unsigned(15 downto 0);
         write data: IN std logic vector(15 downto
0);
         MW : IN std logic;
         read data : OUT std logic vector(15 downto
0)
        );
    END COMPONENT;
   --Inputs
   signal address : unsigned(15 downto 0) := (others
=> '0');
   signal write data : std logic vector(15 downto 0)
:= (others => '0');
   signal MW : std logic := '0';
```

```
--Outputs
   signal read data : std logic vector(15 downto 0)
:= (others => '0');
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Memory PORT MAP (
          address => address,
          write data => write data,
          MW => MW
          read_data => read_data
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock>_period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         address <= "000000000000000";
      MW \ll 0;
         wait for 100ns;
         write data <= "000000000001111";</pre>
         MW <= '1';
         wait for 100ns;
         MW <= '0';
         wait for 10ns;
         assert read data = "000000000001111";
      --wait for <clock> period*10;
```

```
-- insert stimulus here
      wait;
   end process;
END;
                      INVERTER
                        CODE
entity NOT cond is
    Port ( in0 : in STD_LOGIC;
           in1 : in STD LOGIC;
           out0 : out STD LOGIC;
           out1 : out STD LOGIC);
end NOT cond;
architecture Behavioral of NOT cond is
begin
out0 <= not(in0);</pre>
out1 <= not(in1);
end Behavioral;
TESTBENCH
ENTITY not_condTest IS
END not condTest;
ARCHITECTURE behavior OF not condTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT NOT cond
    PORT (
         in0 : IN std logic;
         in1 : IN std_logic;
         out0 : OUT std logic;
         out1 : OUT std logic
        );
```

END COMPONENT;

```
--Inputs
   signal in0 : std logic := '0';
   signal in1 : std logic := '0';
    --Outputs
   signal out0 : std_logic;
   signal out1 : std logic;
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: NOT cond PORT MAP (
          in0 => in0,
          in1 => in1,
          out0 => out0,
          out1 => out1
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         in0 <= '0';
         in1 <= '1';
         wait for 5ns;
         assert out0 <= '1';</pre>
         assert out1 <= '0';</pre>
```

```
wait;
   end process;
END;
MUX S
CODE
entity MUX S is
    Port ( in0 : in STD LOGIC;
           in1 : in STD LOGIC;
           in2 : in STD LOGIC;
           in3 : in STD LOGIC;
           in4 : in STD LOGIC;
           in5 : in STD LOGIC;
           in6 : in STD LOGIC;
           in7 : in STD LOGIC;
           sel : in STD LOGIC VECTOR(2 DOWNTO 0);
           out0 : out STD LOGIC
              );
end MUX S;
architecture Behavioral of MUX S is
out0 <= in0 when sel = "000" else
        in1 when sel = "001" else
           in2 when sel = "010" else
           in3 when sel = "011" else
           in4 when sel = "100" else
           in5 when sel = "101" else
           in6 when sel = "110" else
           in7 when sel = "111" else
           'U' after 5ns;
end Behavioral;
TESTBENCH
ENTITY MUX STest IS
END MUX STest;
ARCHITECTURE behavior OF MUX STest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT MUX S
    PORT (
```

```
in0 : IN std logic;
         in1 : IN std logic;
         in2 : IN std logic;
         in3 : IN std logic;
         in4: IN std logic;
         in5 : IN std logic;
         in6 : IN std logic;
         in7 : IN std logic;
         sel : IN std logic vector(2 downto 0);
         out0 : OUT std logic
        );
    END COMPONENT;
   --Inputs
   signal in0 : std logic := '0';
   signal in1 : std logic := '0';
   signal in2 : std logic := '0';
   signal in3 : std logic := '0';
   signal in4 : std logic := '0';
   signal in5 : std logic := '0';
   signal in6 : std logic := '0';
   signal in7 : std logic := '0';
   signal sel : std logic vector(2 downto 0) :=
(others => '0');
    --Outputs
   signal out0 : std logic;
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: MUX S PORT MAP (
          in0 => in0,
          in1 => in1,
          in2 \Rightarrow in2
          in3 \Rightarrow in3
          in4 => in4,
          in5 => in5,
          in6 => in6,
          in7 => in7,
          sel => sel,
          out0 => out0
```

```
);
-- Clock process definitions
--<clock> process :process
--begin
      --<clock> <= '0';
      --wait for <clock> period/2;
      --<clock> <= '1';
      --wait for <clock>_period/2;
--end process;
-- Stimulus process
stim proc: process
begin
   -- hold reset state for 100 ns.
   wait for 100 ns;
      in0 <= '0';
      in1 <= '1';
      in2 <= '0';
      in3 <= '1';
      in4 <= '0';
      in5 <= '1';
      in6 <= '0';
      in7 <= '1';
      sel <= "000";
      wait for 10ns;
      assert out0 = '0';
      sel <= "001";
      wait for 10ns;
      assert out0 = '1';
      sel <= "010";
      wait for 10ns;
      assert out0 = '0';
      sel <= "011";
      wait for 10ns;
      assert out0 = '1';
      sel <= "100";
      wait for 10ns;
      assert out0 = '0';
      sel <= "101";
      wait for 10ns;
```

```
assert out0 = '1';
         sel <= "110";
         wait for 10ns;
         assert out0 = '0';
         sel <= "111";
         wait for 10ns;
         assert out0 = '1';
      --wait for <clock> period*10;
      -- insert stimulus here
      wait;
   end process;
END;
INSTRUCTION REGISTER
CODE
entity Instruction reg is
    Port ( in0 : in STD_LOGIC_VECTOR(15 DOWNTO 0);
           sel : in STD LOGIC;
           opcode : out STD LOGIC VECTOR(6 DOWNTO
0);
           DR : out STD LOGIC VECTOR(2 DOWNTO 0);
           SA : out STD LOGIC VECTOR(2 DOWNTO 0);
                Clk : in STD LOGIC;
           SB : out STD LOGIC VECTOR(2 DOWNTO 0)
                );
end Instruction reg;
architecture Behavioral of Instruction reg is
begin
process(Clk)
 begin
  if(rising edge(Clk)) then
   if sel = '1' then
    opcode <= in0(15 downto 9);
    DR <= in0(8 downto 6);
    SA \le in0(5 \text{ downto } 3);
    SB \le in0(2 downto 0);
     end if;
  end if;
 end process;
end Behavioral;
```

```
TESTBENCH
ENTITY InstructionRegTest IS
END InstructionRegTest;
ARCHITECTURE behavior OF InstructionRegTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT Instruction reg
    PORT (
         in0 : IN std logic vector(15 downto 0);
         sel : IN std logic;
         opcode : OUT std logic vector(6 downto 0);
         DR : OUT std logic vector(2 downto 0);
         SA : OUT std logic vector(2 downto 0);
              Clk: IN std logic;
         SB : OUT std logic vector(2 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(15 downto 0) :=
(others => '0');
   signal Clk : std logic := '0';
   signal sel : std logic := '0';
    --Outputs
   signal opcode : std logic vector(6 downto 0);
   signal DR : std logic vector(2 downto 0);
   signal SA : std_logic_vector(2 downto 0);
   signal SB : std logic vector(2 downto 0);
   -- Clock period definitions
   constant Clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Instruction reg PORT MAP (
          in0 \Rightarrow in0,
          Clk => Clk,
          sel => sel,
          opcode => opcode,
          DR => DR
          SA => SA
```

```
SB \Rightarrow SB
     );
-- Clock process definitions
Clk process :process
begin
      Clk <= '0';
      wait for Clk period/2;
      Clk <= '1';
      wait for Clk_period/2;
end process;
-- Stimulus process
stim proc: process
begin
   -- hold reset state for 100 ns.
   wait for 100 ns;
      in0 <= "0101010101010101";
      sel <= '0';
      wait for 10ns;
      assert opcode = "UUUUUUUU";
      assert DR = "UUU";
      assert SA = "UUU";
      assert SB = "UUU";
      sel <= '1';
      wait for 10ns;
      assert opcode = "0101010";
      assert DR = "101";
      assert SA = "010";
      assert SB = "101";
      sel <= '0';
      wait for 10ns;
      assert opcode = "0101010";
      assert DR = "101";
      assert SA = "010";
      assert SB = "101";
      in0 <= "1111111111111111";
      wait for 10ns;
      assert opcode = "0101010";
      assert DR = "101";
      assert SA = "010";
      assert SB = "101";
```

```
sel <= '1';
         wait for 10ns;
         assert opcode = "11111111";
         assert DR = "111";
         assert SA = "111";
         assert SB = "111";
      wait for Clk period*10;
      -- insert stimulus here
      wait;
   end process;
END;
MUX C
CODE
entity MUX C is
    Port ( in0 : in STD LOGIC VECTOR(7 DOWNTO 0);
           in1 : in STD LOGIC VECTOR(7 DOWNTO 0);
           sel : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(7 DOWNTO 0)
              );
end MUX C;
architecture Behavioral of MUX C is
begin
out0 <= in0 when sel = '0' else
        in1 when sel = '1' else
           "UUUUUUU" after 5ns;
end Behavioral;
TESTBENCH
ENTITY MUX CTest IS
END MUX CTest;
ARCHITECTURE behavior OF MUX CTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT MUX C
    PORT (
         in0 : IN std logic vector(7 downto 0);
```

```
in1 : IN std logic vector(7 downto 0);
         sel : IN std logic;
         out0 : OUT std logic vector(7 downto 0)
    END COMPONENT;
   --Inputs
   signal in0 : std_logic_vector(7 downto 0) :=
(others => '0');
   signal in1 : std logic vector(7 downto 0) :=
(others => '0');
   signal sel : std logic := '0';
    --Outputs
   signal out0 : std logic vector(7 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: MUX C PORT MAP (
          in0 \Rightarrow in0,
          in1 => in1,
          sel => sel,
          out0 => out0
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         in0 <= "00000000";
```

```
in1 <= "111111111";
         sel <= '0';
         wait for 10ns;
         assert out0 <= "00000000";</pre>
         sel <= '1';
         wait for 10ns;
         assert out0 <= "111111111";</pre>
      --wait for <clock> period*10;
      -- insert stimulus here
      wait;
   end process;
END;
CONTROL ACCESS REGISTER (CAR)
CODE
entity control access reg is
    Port ( in0 : in STD LOGIC VECTOR(7 DOWNTO 0);
                Clk : in STD LOGIC;
               reset : in STD LOGIC;
           sel : in STD LOGIC;
           out0 : inout STD LOGIC VECTOR(7 DOWNTO 0)
                );
end control access reg;
architecture Behavioral of control access reg is
component Arith fullAdder
Port (
        X : in STD LOGIC;
        Y: in STD LOGIC;
        Cin : in STD LOGIC;
           Cout : out STD LOGIC;
        Gout : out STD LOGIC);
end component;
--signals
signal Cout sig, Gout sig : STD LOGIC_VECTOR(7 DOWNTO
0);
begin
  CAR00: Arith fullAdder PORT MAP(
  X => out0(0)
  Y =  '1',
```

```
Cin => '0',
Cout => Cout sig(0),
Gout => Gout sig(0)
);
CAR01:Arith fullAdder PORT MAP(
X => out0(1)
Y = > '0'
Cin \Rightarrow Cout sig(0),
Cout => Cout sig(1),
Gout => Gout sig(1)
);
CAR02:Arith fullAdder PORT MAP(
X => out0(2),
Y => '0',
Cin => Cout sig(1),
Cout => Cout sig(2),
Gout => Gout sig(2)
);
CAR03:Arith fullAdder PORT MAP(
X => out0(3),
Y = > '0',
Cin => Cout_sig(2),
Cout => Cout sig(3),
Gout => Gout sig(3)
);
CAR04: Arith fullAdder PORT MAP(
X => out0(4),
Y => '0',
Cin => Cout_sig(3),
Cout => Cout sig(4),
Gout => Gout sig(4)
);
CAR05: Arith fullAdder PORT MAP(
X => out0(5)
Y = > '0',
Cin => Cout sig(4),
Cout => Cout sig(5),
Gout => Gout_sig(5)
);
CAR06:Arith fullAdder PORT MAP(
X => out0(6),
Y = > '0'
```

```
Cin => Cout sig(5),
  Cout => Cout sig(6),
  Gout => Gout sig(6)
  );
  CAR07:Arith fullAdder PORT MAP(
  X => out0(7)
  Y => '0',
  Cin => Cout_sig(6),
  Cout => Cout sig(7),
  Gout => Gout sig(7)
  );
  process(Clk)
  begin
  if reset = '1' then out0 <= "00000000";</pre>
  end if:
  if(falling edge(Clk)) then
    --if sel = 'U' then out0 <= "00000000";
    if sel = '0' then out0 <= Gout sig;</pre>
    elsif sel = '1' then out0 <= in0;</pre>
    end if;
  end if;
  end process;
end Behavioral;
TESTBENCH
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
-- Uncomment the following library declaration if
-- arithmetic functions with Signed or Unsigned
values
-- USE ieee.numeric std.ALL;
ENTITY CARTest IS
END CARTest;
ARCHITECTURE behavior OF CARTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT control access reg
    PORT (
```

```
in0 : IN std logic vector(7 downto 0);
         sel : IN std logic;
              reset : in std logic;
              Clk : in std logic;
         out0 : inout std logic vector(7 downto 0)
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(7 downto 0) :=
(others => '0');
   signal sel : std logic := '0';
   signal Clk : std logic := '0';
   signal reset : std logic := '0';
    --Outputs
   signal out0 : std logic vector(7 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   constant Clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: control access reg PORT MAP (
          in0 => in0,
          sel => sel,
          out0 => out0,
               reset => reset,
               Clk => Clk
        );
   --Clock process definitions
   Clk process :process
   begin
         Clk <= '0';
         wait for Clk period/2;
         Clk <= '1';
         wait for Clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
   begin
```

```
-- hold reset state for 100 ns.
      wait for 100 ns;
      sel <= 'U';
         reset <= '1';
         assert out0 <= "00000000";</pre>
         wait for 10ns;
         reset <= '0';
         sel <= '1';
         wait for 10ns;
         assert out0 = "00000110";
      wait for Clk period*10;
      wait;
   end process;
END;
CONTROL MEMORY
CODE
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity control memory is
Port ( MW : out std logic;
          MM : out std logic;
          RW : out std logic;
        MD : out std logic;
          FS : out std_logic_vector(4 downto 0);
         MB : out std logic;
          TB : out std logic;
          TA : out std logic;
          TD : out std logic;
          PL : out std logic;
         PI : out std logic;
         IL : out std logic;
         MC : out std logic;
         MS : out std_logic_vector(2 downto 0);
         NA : out std logic vector(7 downto 0);
         IN CAR : in std logic vector(7 downto 0));
end control memory;
architecture Behavioral of control memory is
type mem array is array(0 to 255) of
```

```
std logic vector(27 downto 0);
begin
memory m: process(IN CAR)
variable control mem : mem array:=(
X"000001F", -- 0 - transfer 16 0's to R0, a/b data
outputs all 0's
X"000001F", -- 1
X"000001F", -- 2
X"0000000", -- 3
X"BBBBBBB", -- 4
X"0000000", -- 5
X"CCCCCCC", -- 6
X"0000000", -- 7
X"DDDDDDD", -- 8
X"0000000", -- 9
X"1111111", -- A
X"0000000", -- B
X"2222222", -- C
X"0000000", -- D
X"3333333", -- E
X"0000000", -- F
-- 1
X"0000000", -- 0
x"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- 2
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
```

```
X"0000000", -- 6
X"0000000", -- 7
x"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- 3
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
x"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
__ 4
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
```

```
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
x"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- 6
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- 7
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
```

```
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- 8
X"0000000", -- 0
x"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- 9
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- A
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
```

```
X"0000000", -- 6
X"0000000", -- 7
x"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- B
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
x"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- C
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
```

```
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
x"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- E
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000", -- F
-- F
X"0000000", -- 0
X"0000000", -- 1
X"0000000", -- 2
X"0000000", -- 3
X"0000000", -- 4
X"0000000", -- 5
X"0000000", -- 6
X"0000000", -- 7
X"0000000", -- 8
X"0000000", -- 9
X"0000000", -- A
X"0000000", -- B
```

```
X"0000000", -- C
X"0000000", -- D
X"0000000", -- E
X"0000000" -- F
);
variable addr : integer;
variable control out : std logic vector(27 downto 0);
begin
addr := conv integer(IN CAR);
control out := control mem(addr);
    MW <= control out(0);
    MM <= control out(1);</pre>
    RW <= control out(2);
    MD <= control out(3);
    FS <= control out(8 downto 4);
    MB <= control out(9);</pre>
    TB <= control out(10);
    TA <= control out(11);
    TD <= control out(12);
    PL <= control out(13);
    PI <= control out(14);
    IL <= control out(15);</pre>
    MC <= control out(16);</pre>
    MS <= control out(19 downto 17);
    NA <= control out(27 downto 20);
end process;
end Behavioral;
TESTBENCH
ENTITY ControlMemoryTest IS
END ControlMemoryTest;
ARCHITECTURE behavior OF ControlMemoryTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT control memory
    PORT (
         MW : OUT std logic;
         MM : OUT std logic;
         RW : OUT std logic;
         MD : OUT std logic;
         FS: OUT std logic vector(4 downto 0);
         MB : OUT std logic;
```

```
TB : OUT std logic;
         TA : OUT std logic;
         TD : OUT std logic;
         PL : OUT std logic;
         PI : OUT std logic;
         IL : OUT std logic;
         MC : OUT std logic;
         MS: OUT std logic vector(2 downto 0);
         NA : OUT std logic vector(7 downto 0);
         IN CAR : IN std logic vector(7 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal IN CAR : std logic vector(7 downto 0) :=
(others => '0');
    --Outputs
   signal MW : std logic;
   signal MM : std logic;
   signal RW : std logic;
   signal MD : std logic;
   signal FS : std logic vector(4 downto 0);
   signal MB : std logic;
   signal TB : std logic;
   signal TA : std logic;
   signal TD : std logic;
   signal PL : std logic;
   signal PI : std logic;
   signal IL : std logic;
   signal MC : std logic;
   signal MS : std_logic_vector(2 downto 0);
   signal NA : std logic vector(7 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: control memory PORT MAP (
          MW => MW
          MM => MM
         RW => RW
          MD => MD
```

```
FS => FS,
          MB => MB
          TB => TB
          TA => TA
          TD => TD
          PL => PL,
          PI => PI,
          IL => IL,
          MC => MC
          MS => MS
          NA => NA
          IN CAR => IN CAR
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      wait for 100 ns;
      --wait for <clock> period*10;
         IN CAR <= "00000010";
       wait for 50ns;
      wait;
   end process;
END;
REGISTER FILE 9X16
CODE
entity Register file is
    Port ( s0_Amux9to16 : in STD_LOGIC_VECTOR(2
DOWNTO 0);
                s0 Bmux9to16 : in STD LOGIC VECTOR(2
DOWNTO 0);
           s0 dec3to9 : in STD LOGIC VECTOR(2 DOWNTO
0);
```

```
TD : in STD LOGIC;
               TA : in STD LOGIC;
               TB : in STD LOGIC;
               loadEnable : in STD LOGIC;
                      : in STD LOGIC VECTOR(15
           DData
DOWNTO 0);
           Clk: in STD LOGIC;
           Adata : out STD LOGIC VECTOR(15 DOWNTO
0);
           Bdata : out STD LOGIC VECTOR(15 DOWNTO 0)
end Register_file;
architecture Behavioral of Register file is
--components
    --16 bit register for register file
    component req
    Port ( load : in STD LOGIC;
           Clk : in STD LOGIC;
           in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
              );
    end component;
    --AND gate to control decoder to register load
bit
    component load req
    Port ( in0 : in STD LOGIC;
           in1 : in STD LOGIC;
           out0 : out STD LOGIC
           );
    end component;
    -- A Data 16 bit 9 to 1 multiplexor
    component Amux 9to16bit
    Port (
               in0 : in STD LOGIC VECTOR(15 DOWNTO
0);
           in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in2 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in3 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in4 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in5 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in6 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in7 : in STD LOGIC VECTOR(15 DOWNTO 0);
               in8 : in STD LOGIC VECTOR(15 DOWNTO
0);
```

```
TA : in STD LOGIC;
           s0 : in STD LOGIC VECTOR(2 DOWNTO 0);
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
    end component;
    --B Data 16 bit 9 to 1 multiplexor
    component Bmux 9to16bit
    Port (
                in0 : in STD LOGIC VECTOR(15 DOWNTO
0);
           in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in2 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in3 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in4 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in5 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in6 : in STD_LOGIC_VECTOR(15 DOWNTO 0);
           in7 : in STD LOGIC VECTOR(15 DOWNTO 0);
               in8 : in STD LOGIC VECTOR(15 DOWNTO
0);
               TB : in STD LOGIC;
           s0 : in STD LOGIC VECTOR(2 DOWNTO 0);
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
    end component;
    --1 bit 3 to 9 decoder
    component Decoder 3to9
    Port (
                in0 : in STD LOGIC VECTOR(2 downto
0);
               TD : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(8 downto 0)
   end component;
-- signals. and to reg, dec to and, reg to mux
signal load reg0, load reg1, load reg2, load reg3,
       load reg4, load reg5, load reg6, load reg7,
load reg8 : std logic;
signal selDec reg0, selDec reg1, selDec reg2,
selDec reg3,
       selDec reg4, selDec reg5, selDec reg6,
selDec reg7,selDec reg8 : std logic;
signal reg0 sig, reg1 sig, reg2 sig, reg3 sig,
reg4 sig,
       reg5 sig, reg6 sig, reg7 sig, reg8 sig,
mux 2to16bit sig,
```

```
Amux 9to16bit sig, Bmux 9to16bit sig:
std logic vector(15 downto 0);
begin
      gate00:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec req0,
         out0 => load reg0
         );
         gate01:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec reg1,
         out0 => load reg1
         );
         gate02:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec reg2,
         out0 => load reg2
         );
         gate03:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec req3,
         out0 => load reg3
         );
         gate04:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec req4,
         out0 => load reg4
         );
         gate05:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec reg5,
         out0 => load reg5
         );
         gate06:load reg PORT MAP(
         in0 => loadEnable,
         in1 => selDec reg6,
         out0 => load reg6
         );
         gate07:load reg PORT MAP(
         in0 => loadEnable,
```

```
in1 => selDec reg7,
 out0 => load reg7
 );
 gate08:load reg PORT MAP(
 in0 => loadEnable,
 in1 => selDec reg8,
 out0 => load reg8
 );
 reg00:reg PORT MAP(
 in0 => DData,
 load => load reg0,
 Clk => Clk,
 out0 => reg0_sig
 );
 reg01:reg PORT MAP(
in0 => DData,
 load => load reg1,
 Clk => Clk,
 out0 => reg1 sig
 );
 reg02:reg PORT MAP(
 in0 => DData,
 load => load reg2,
 Clk => Clk,
 out0 => reg2 sig
 );
 reg03:reg PORT MAP(
 in0 => DData,
 load => load reg3,
 Clk => Clk,
 out0 => reg3 sig
 );
 reg04:reg PORT MAP(
 in0 => DData,
 load => load reg4,
 Clk => Clk,
 out0 => reg4_sig
 );
 reg05:reg PORT MAP(
 in0 => DData,
 load => load_reg5,
```

```
Clk => Clk,
out0 => reg5 sig
);
reg06:reg PORT MAP(
in0 => DData,
load => load reg6,
Clk => Clk,
out0 => reg6 sig
);
reg07:reg PORT MAP(
in0 => DData,
load => load reg7,
Clk => Clk,
out0 => reg7 sig
);
reg08:reg PORT MAP(
in0 => DData,
load => load reg8,
Clk => Clk,
out0 => reg8 sig
);
--decoder port map
decoder: Decoder 3to9 PORT MAP(
     in0 => s0 dec3to9,
     out0(0) => selDec reg0,
     out0(1) => selDec reg1,
     out0(2) => selDec_reg2,
     out0(3) => selDec reg3,
     out0(4) => selDec_reg4,
     out0(5) \Rightarrow selDec reg5,
     out0(6) => selDec reg6,
     out0(7) \Rightarrow selDec reg7,
    out0(8) => selDec reg8,
    TD => TD
);
-- A data mux 8 to 16 bit port map
Amux9to16:Amux_9to16bit PORT MAP(
   s0 => s0 Amux9to16,
     in0 => reg0 sig,
     in1 => reg1 sig,
     in2 => reg2 sig,
     in3 => reg3 sig,
     in4 => reg4 sig,
```

```
in5 => reg5 sig,
              in6 => reg6_sig,
              in7 => reg7 sig,
              in8 => reg7 sig,
              out0 => Amux 9to16bit sig,
              TA => TA
         );
         --B data mux 8 to 16 bit port map
         Bmux9to16:Bmux 9to16bit PORT MAP(
            s0 => s0 Bmux9to16,
              in0 => reg0 sig,
              in1 => reg1 sig,
              in2 => reg2 sig,
              in3 => reg3 sig,
              in4 => reg4_sig,
              in5 => reg5 sig,
              in6 => reg6 sig,
              in7 => reg7 sig,
            in8 => reg8 sig,
              out0 => Bmux 9to16bit sig,
              TB => TB
         );
         Adata <= Amux 9to16bit sig;
         Bdata <= Bmux 9to16bit sig;</pre>
end Behavioral;
TESTBENCH
ENTITY registerFileTest IS
END registerFileTest;
ARCHITECTURE behavior OF registerFileTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT Register file
    PORT (
         s0 Amux9to16 : IN std logic vector(2 downto
0);
         s0 Bmux9to16: IN std logic vector(2 downto
0);
         s0 dec3to9 : IN std logic vector(2 downto
0);
         loadEnable : IN std logic;
              TD : in STD LOGIC;
```

```
TA : in STD LOGIC;
              TB : in STD LOGIC;
         DData: IN std logic vector(15 downto 0);
         Clk: IN std logic;
         Adata: OUT std logic vector(15 downto 0);
         Bdata : OUT std logic vector(15 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal s0 Amux9to16 : std logic vector(2 downto 0)
:= (others => '0');
   signal s0 Bmux9to16 : std logic vector(2 downto 0)
:= (others => '0');
   signal s0 dec3to9 : std logic vector(2 downto 0)
:= (others => '0');
   signal loadEnable : std logic := '0';
   signal DData : std logic vector(15 downto 0) :=
(others => '0');
   signal Clk : std logic := '0';
    SIGNAL TD : std logic := '0';
    SIGNAL TA : std logic := '0';
    SIGNAL TB : std logic := '0';
    --Outputs
   signal Adata : std logic vector(15 downto 0);
   signal Bdata : std logic vector(15 downto 0);
   -- Clock period definitions
   constant Clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Register file PORT MAP (
          s0 Amux9to16 => s0 Amux9to16,
          s0 Bmux9to16 => s0 Bmux9to16,
          s0 dec3to9 \Rightarrow s0 dec3to9
          loadEnable => loadEnable,
          DData => DData,
               TD => TD,
               TA => TA
               TB => TB,
          Clk => Clk,
          Adata => Adata,
          Bdata => Bdata
        );
```

```
-- Clock process definitions
   Clk process :process
   begin
         Clk <= '0';
         wait for Clk_period/2;
         Clk <= '1';
         wait for Clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         DData <= "111111111111111";</pre>
         TD <= '0';
         TA <= '0';
         TB <= '0';
         s0 dec3to9 <= "000";
         loadEnable <= '1';</pre>
         s0 Amux9to16 <= "000";
         s0 Bmux9to16 <= "000";
         wait for 20ns;
         assert AData = "111111111111111";
         assert BData = "1111111111111111";
      wait for Clk period*10;
      -- insert stimulus here
      wait;
   end process;
END;
ZERO FILL
CODE
    entity zeroFill is
    Port ( in0 : in STD_LOGIC_VECTOR(2 DOWNTO 0);
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
end zeroFill;
architecture Behavioral of zeroFill is
```

```
begin
 out0(15 downto 3) <= "0000000000000";
 out0(2 downto 0) <= in0;
end Behavioral;
TESTBENCH
ENTITY zeroFillTest IS
END zeroFillTest;
ARCHITECTURE behavior OF zeroFillTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT zeroFill
    PORT (
         in0 : IN std logic vector(2 downto 0);
         out0 : OUT std logic vector(15 downto 0)
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(2 downto 0) :=
(others => '0');
    --Outputs
   signal out0 : std logic vector(15 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: zeroFill PORT MAP (
          in0 => in0,
          out0 => out0
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
```

```
--wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         in0 <= "101";
         wait for 10ns;
         assert out0 <= "0000000000000101";</pre>
      --wait for <clock> period*10;
      -- insert stimulus here
      wait;
   end process;
END;
B MUX
CODE
entity Datapath Bmux2to1 is
    Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
           S : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
end Datapath_Bmux2to1;
architecture Behavioral of Datapath Bmux2to1 is
begin
out0 <= in0 when S <= '0' else
        in1 when S <= '1';
end Behavioral;
                       TESTBENCH
ENTITY Datapath Bmux2to1Test IS
END Datapath Bmux2to1Test;
```

```
ARCHITECTURE behavior OF Datapath Bmux2to1Test IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT Datapath Bmux2to1
    PORT (
         in0 : IN std logic vector(15 downto 0);
         in1 : IN std logic vector(15 downto 0);
         S : IN std logic;
         out0 : OUT std logic vector(15 downto 0)
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(15 downto 0) :=
(others => '0');
   signal in1 : std logic vector(15 downto 0) :=
(others => '0');
   signal S : std logic := '0';
    --Outputs
   signal out0 : std logic vector(15 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Datapath Bmux2to1 PORT MAP (
          in0 => in0,
          in1 => in1,
          S => S
          out0 => out0
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
```

--end process;

```
-- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         in0 <= "0000000000000000";
         in1 <= "1111111111111111";
         S <= '0';
         wait for 10ns;
         assert out0 <= "0000000000000000";</pre>
         S <= '1';
         wait for 10ns;
         assert out0 <= "1111111111111111";</pre>
      --wait for <clock> period*10;
      -- insert stimulus here
      wait;
   end process;
END;
MUX M
CODE
entity MUX M is
    Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in1 : in STD_LOGIC_VECTOR(15 DOWNTO 0);
           sel : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
    end MUX M;
architecture Behavioral of MUX M is
begin
out0 <= in0 when sel = '0' else
        in1 when sel = '1';
end Behavioral;
TESTBENCH
```

```
ENTITY MUX MTest IS
END MUX MTest;
ARCHITECTURE behavior OF MUX MTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT MUX M
    PORT (
         in0 : IN std logic VECTOR(15 DOWNTO 0);
         in1 : IN std logic VECTOR(15 DOWNTO 0);
         sel : IN std logic;
         out0 : OUT std logic VECTOR(15 DOWNTO 0)
    END COMPONENT;
   --Inputs
       signal in0 : std logic vector(15 downto 0) :=
(others => '0');
   signal in1 : std logic vector(15 downto 0) :=
(others => '0');
   signal sel : std logic := '0';
    --Outputs
   signal out0 : std logic vector(15 downto 0) :=
(others => '0');
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: MUX M PORT MAP (
          in0 => in0,
          in1 => in1,
          sel => sel,
          out0 => out0
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
```

```
--<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      wait for 100 ns;
      in0 <= "0000000000000000";
         in1 <= "1111111111111111";
         sel <= '0';
         wait for 10ns;
         assert out0 = "0000000000000000";
         sel <= '1';
         wait for 10ns;
         assert out0 = "1111111111111111";
      wait;
   end process;
END;
FUNCTION UNIT
CODE
entity FunctionUnit_16bit is
    Port ( A : in STD LOGIC VECTOR(15 DOWNTO 0);
           B : in STD_LOGIC_VECTOR(15 DOWNTO 0);
           FSselect: in STD LOGIC VECTOR(4 DOWNTO
0);
                C : out STD LOGIC;
                V : out STD LOGIC;
                N : out STD LOGIC;
                Z : out STD LOGIC;
           F : out STD_LOGIC_VECTOR(15 DOWNTO 0)
end FunctionUnit 16bit;
architecture Behavioral of FunctionUnit_16bit is
component ALU 16bit
```

```
Port ( A : in STD LOGIC VECTOR(15 DOWNTO 0);
       B: in STD LOGIC VECTOR(15 DOWNTO 0);
       Cin : in STD LOGIC;
       S: in STD LOGIC VECTOR(2 DOWNTO 0);
       C : out STD LOGIC;
          V : out STD LOGIC;
       N : out STD LOGIC;
       Z : out STD LOGIC;
       G : out STD LOGIC VECTOR(15 downto 0)
        );
 end component;
 component Shifter 16bit
 Port ( B : in STD LOGIC VECTOR(15 DOWNTO 0);
        S : in STD LOGIC VECTOR(1 DOWNTO 0);
        H : out STD LOGIC VECTOR(15 DOWNTO 0)
          );
 end component;
 component FU mux2to1
 Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
        in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
            : in STD LOGIC;
        out0 : out STD_LOGIC_VECTOR(15 DOWNTO 0)
              );
 end component;
--signals
SIGNAL Gout sig, Hout sig, Fout sig:
STD LOGIC VECTOR(15 DOWNTO 0);
SIGNAL Cout sig, Vout sig, Nout sig, Zout sig:
STD LOGIC;
begin
  ALU: ALU 16bit PORT MAP(
  A => A
  B \Rightarrow B
  S(2) \Rightarrow FSselect(1),
  S(1) \Rightarrow FSselect(2),
  S(0) \Rightarrow FSselect(3),
  Cin => FSselect(4),
  C => Cout sig,
  V => Vout sig,
  N => Nout sig,
  Z => Zout sig,
  G => Gout sig
  );
```

```
Shifter: Shifter 16bit PORT MAP(
  B \Rightarrow B
  S(0) \Rightarrow FSselect(1),
  S(1) \Rightarrow FSselect(2),
  H => Hout sig
  );
  Mux:FU mux2to1 PORT MAP(
  in0 => Gout sig,
  in1 => Hout sig,
  S => FSselect(0),
  out0 => Fout sig
  );
  C <= Cout sig;</pre>
  V <= Vout sig;</pre>
  N <= Nout sig;
  Z <= Zout sig;</pre>
  F <= Fout sig;
end Behavioral;
TESTBENCH
ENTITY FunctionUnit 16bitTest IS
END FunctionUnit 16bitTest;
ARCHITECTURE behavior OF FunctionUnit 16bitTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT FunctionUnit 16bit
    PORT (
         A: IN std logic vector(15 downto 0);
         B: IN std logic vector(15 downto 0);
         FSselect: IN std logic vector(4 downto 0);
         C : OUT std logic;
             V : OUT std logic;
         N : OUT std logic;
         Z : OUT std logic;
         F : OUT std_logic_vector(15 downto 0)
        );
    END COMPONENT;
   --Inputs
```

```
signal A : std logic vector(15 downto 0) :=
(others => '0');
   signal B : std logic vector(15 downto 0) :=
(others => '0');
   signal FSselect : std logic vector(4 downto 0) :=
(others => '0');
    --Outputs
   signal C : std_logic;
    signal V : std logic;
   signal N : std logic;
   signal Z : std logic;
   signal F : std logic vector(15 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: FunctionUnit 16bit PORT MAP (
          A => A
          B \Rightarrow B
          FSselect => FSselect,
          C => C
          V => V
          N => N
          Z => Z
          F \Rightarrow F
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
```

```
A <= "0000000000000000";
         B <= "100000000000001";
         -- THE FS SELECTS ARE INPUTTED BACKWARDS.
         --EG. 00101 IS SUBTRACT, BUT VECTOR INPUT
WILL BE "10100".
         -- COULD CHANGE, BUT EASIER IN THE LONG RUN.
         --AS OF 2/4/2014 6:32PM ALL OF THIS SHIT
WORKS.
         A <= "100000000000001";
         --INCREMENT A
         FSselect <= "10000";
         wait for 10ns;
         assert F = "1000000000000010";
         assert Z = '0';
         assert V = '0';
         assert N = '1';
         assert C = '0';
         --ADD A + B (00010)
         FSselect <= "01000";
         wait for 10ns;
         assert F = "0000000000000010";
         assert Z = '0';
         assert V = '1';
         assert N = '0';
         assert C = '1';
         --A + B + 1
         FSselect <= "00011";
         wait for 10ns;
         assert F = "0000000000000100";
         -- A + not B
         FSselect <= "00100";
         wait for 10ns;
         assert F = "00000000000000010";
       -- A - B
         A <= "0000000000000010";
         B <= "000000000000001";
         FSselect <= "00101";
         wait for 10ns;
         assert F = "0000000000000001";
```

```
-- A - 1
FSselect <= "00110";
wait for 10ns;
assert F = "0000000000000001";
-- TRANSFER A
FSselect <= "00111";
wait for 10ns;
assert F = "00000000000000010";
-- AND
FSselect <= "01000";
wait for 10ns;
assert F = "0000000000000000";
--OR
A <= "000000000000100";
FSselect <= "01010";
wait for 10ns;
assert F = "0000000000000101";
--XOR
A <= "000000000001000";
FSselect <= "01100";
wait for 10ns;
assert F = "000000000001001";
--NOT A
FSselect <= "01110";
wait for 10ns;
assert F = "111111111111111111";
B <= "00000000001111";
--B TRANSFER
FSselect <= "10000";
wait for 10ns;
assert F = "000000000001111";
--SHIFT B RIGHT
FSselect <= "10100";
wait for 10ns;
assert F = "000000000000111";
--SHIFT B LEFT
FSselect <= "11000";
```

```
wait for 10ns;
         assert F = "000000000011110";
      --wait for <clock> period*10;
      -- insert stimulus here
      wait;
   end process;
END;
D MUX
CODE
entity Datapath Dmux2to1 is
    Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
           S : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
end Datapath Dmux2to1;
architecture Behavioral of Datapath Dmux2to1 is
begin
out0 <= in0 when S <= '0' else
        in1 when S <= '1';
end Behavioral;
TESTBENCH
ENTITY Datapath Dmux2to1Test IS
END Datapath Dmux2to1Test;
ARCHITECTURE behavior OF Datapath Dmux2tolTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT Datapath Dmux2to1
    PORT (
         in0 : IN std logic vector(15 downto 0);
         in1 : IN std logic vector(15 downto 0);
         S : IN std_logic;
         out0 : OUT std logic vector(15 downto 0)
```

```
);
    END COMPONENT;
   --Inputs
   signal in0 : std logic vector(15 downto 0) :=
(others => '0');
   signal in1 : std logic vector(15 downto 0) :=
(others => '0');
   signal S : std logic := '0';
    --Outputs
   signal out0 : std logic vector(15 downto 0);
   -- No clocks detected in port list. Replace
<clock> below with
   -- appropriate port name
   --constant <clock> period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Datapath Dmux2to1 PORT MAP (
          in0 => in0,
          in1 \Rightarrow in1,
          S \Rightarrow S
          out0 => out0
        );
   -- Clock process definitions
   --<clock> process :process
   --begin
         --<clock> <= '0';
         --wait for <clock> period/2;
         --<clock> <= '1';
         --wait for <clock> period/2;
   --end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         in0 <= "0000000000000000";
         in1 <= "1111111111111111";
         S <= '0';
```

```
wait for 10ns;
         assert out0 <= "0000000000000000";</pre>
         S <= '1';
         wait for 10ns;
         assert out0 <= "1111111111111111";</pre>
      --wait for <clock> period*10;
      -- insert stimulus here
      wait;
   end process;
END;
PROCESSER
CODE
entity Processer is
    Port ( reset : in STD LOGIC;
             Clk : in STD LOGIC;
           Datapath out: out STD LOGIC VECTOR(15
DOWNTO 0);
                PCouttest: out STD LOGIC VECTOR(15
DOWNTO 0);
                CARouttest : out STD LOGIC VECTOR(7
DOWNTO 0);
                TBouttest : out STD LOGIC VECTOR(15
downto 0)
           );
end Processer;
architecture Behavioral of Processer is
component Program counter
Port ( in0 : in STD_LOGIC_VECTOR(15 DOWNTO 0);
          reset : IN std logic;
       PI : in STD LOGIC;
       PL : in STD LOGIC;
       Clk : in STD LOGIC;
       out0 : inout STD LOGIC VECTOR(15 DOWNTO 0)
         );
```

```
end component;
component extend
Port ( in0 : in STD LOGIC VECTOR(5 DOWNTO 0);
       out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
               );
end component;
component NOT cond
Port ( in0 : in STD LOGIC;
       in1 : in STD LOGIC;
       out0 : out STD LOGIC;
       out1 : out STD LOGIC);
end component;
component MUX S
Port ( in0 : in STD_LOGIC;
           in1 : in STD LOGIC;
           in2 : in STD LOGIC;
           in3 : in STD LOGIC;
           in4 : in STD LOGIC;
           in5 : in STD LOGIC;
           in6 : in STD LOGIC;
           in7 : in STD LOGIC;
           sel : in STD LOGIC VECTOR(2 DOWNTO 0);
           out0 : out STD LOGIC
         );
end component;
component instruction reg
Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
       sel : in STD LOGIC;
       opcode : out STD LOGIC VECTOR(6 DOWNTO 0);
      DR : out STD LOGIC VECTOR(2 DOWNTO 0);
       SA : out STD_LOGIC_VECTOR(2 DOWNTO 0);
        Clk : in STD LOGIC;
       SB : out STD LOGIC VECTOR(2 DOWNTO 0)
                );
end component;
component MUX C
Port ( in0 : in STD LOGIC VECTOR(7 DOWNTO 0);
           in1 : in STD LOGIC VECTOR(7 DOWNTO 0);
           sel : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(7 DOWNTO 0)
end component;
```

```
component control access reg
           in0 : in STD LOGIC VECTOR(7 DOWNTO 0);
Port (
                Clk : in STD LOGIC;
                reset : in STD LOGIC;
                out0 : inout STD LOGIC VECTOR(7
DOWNTO 0);
           sel : in STD LOGIC
               );
end component;
component control memory
Port ( MW : out std logic;
          MM : out std logic;
          RW : out std logic;
        MD : out std logic;
          FS: out std logic vector(4 downto 0);
        MB : out std logic;
          TB : out std logic;
          TA : out std logic;
          TD : out std logic;
          PL : out std logic;
        PI : out std logic;
        IL : out std logic;
        MC : out std logic;
        MS: out std logic vector(2 downto 0);
        NA : out std_logic_vector(7 downto 0);
        IN CAR : in std logic vector(7 downto 0)
          );
end component;
component zeroFill
    Port ( in0 : in STD LOGIC VECTOR(2 DOWNTO 0);
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
end component;
component MUX M
Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
           in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
           sel : in STD LOGIC;
           out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
                );
end component;
component Memory
Port (
   address: in unsigned(15 downto 0);
   write data : in std logic vector(15 downto 0);
```

```
MW: in std logic;
    read data : out std logic vector(15 downto 0));
end component;
component register file
Port ( s0 Amux9to16 : in STD LOGIC VECTOR(2 DOWNTO
0);
          s0 Bmux9to16 : in STD LOGIC VECTOR(2
DOWNTO 0);
       s0 dec3to9 : in STD LOGIC VECTOR(2 DOWNTO 0);
          TD : in STD LOGIC;
          TA : in STD LOGIC;
          TB : in STD LOGIC;
          loadEnable : in STD LOGIC;
                  : in STD_LOGIC_VECTOR(15 DOWNTO
0);
      Clk : in STD LOGIC;
      Adata : out STD LOGIC VECTOR(15 DOWNTO 0);
      Bdata : out STD LOGIC VECTOR(15 DOWNTO 0)
end component;
component FunctionUnit 16bit
    Port ( A : in STD LOGIC VECTOR(15 DOWNTO 0);
         B: in STD LOGIC VECTOR(15 DOWNTO 0);
         FSselect: in STD LOGIC VECTOR(4 DOWNTO
0);
              C : out STD LOGIC;
              N : out STD LOGIC;
              V : out STD LOGIC;
              Z : out STD LOGIC;
          F : out STD LOGIC VECTOR(15 DOWNTO 0)
           );
end component;
component Datapath Bmux2to1
    Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
          in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
          S : in STD LOGIC;
          out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
           );
end component;
component Datapath Dmux2to1
    Port ( in0 : in STD LOGIC VECTOR(15 DOWNTO 0);
          in1 : in STD LOGIC VECTOR(15 DOWNTO 0);
          S : in STD LOGIC;
          out0 : out STD LOGIC VECTOR(15 DOWNTO 0)
```

```
);
end component;
--signals
signal MUXS sig,not c sig,not z sig,Cout sig,
          Nout sig, Vout sig, Zout sig : STD LOGIC;
signal DR sig, SA sig, SB sig : STD LOGIC VECTOR(2
DOWNTO 0);
signal opcode sig : STD LOGIC VECTOR(6 DOWNTO 0);
signal MUXC sig, CAR sig : STD LOGIC VECTOR(7 DOWNTO
0);
signal PCout sig, MemMout sig, extend sig,
       zeroFill sig, BusA sig, BusB sig,
          muxB sig, muxM sig, FU sig,
          BusD sig: STD LOGIC VECTOR(15 DOWNTO 0);
signal CM sig : STD LOGIC VECTOR(27 DOWNTO 0);
begin
--port maps
  -- PROGRAM COUNTER
  PC:program counter PORT MAP(
  in0 => extend sig,
  reset => reset,
  PI \Rightarrow CM sig(14),
  PL \Rightarrow CM sig(13),
  Clk => Clk
  out0 => PCout sig
  );
  --EXTEND
  PCExtend:extend PORT MAP(
  in0(5 downto 3) => DR sig,
  in0(2 downto 0) => SB sig,
  out0 => extend sig
  );
  --INVERTER
  inverter:NOT cond PORT MAP(
  in0 => Cout sig,
  in1 => Zout sig,
  out0 => not c sig,
  out1 => not z sig
```

```
);
--MUX S
MUXS: MUX S PORT MAP (
in0 => '0',
in1 => '1',
in2 => Cout sig,
in3 => Vout sig,
in4 => Zout sig,
in5 => Nout sig,
in6 => not c sig,
in7 => not z sig,
sel(0) \Rightarrow CM sig(17),
sel(1) \Rightarrow CM sig(18),
sel(2) \Rightarrow CM sig(19),
out0 => MUXS sig
);
-- INSTRUCTION REGISTER
IR:instruction reg PORT MAP(
  in0 => MemMout sig,
  sel => CM sig(15),
  opcode => opcode sig,
  DR => DR sig,
  SA => SA sig,
    SB => SB sig,
    Clk => Clk
    );
   --MUX C
   MUXC: MUX C PORT MAP (
   in0(0) \Rightarrow CM sig(20),
   in0(1) \Rightarrow CM_sig(21),
   in0(2) \Rightarrow CM sig(22),
   in0(3) \Rightarrow CM sig(23),
   in0(4) \Rightarrow CM sig(24),
   in0(5) \Rightarrow CM sig(25),
   in0(6) \Rightarrow CM sig(26),
   in0(7) \Rightarrow CM sig(27),
 in1(6 downto 0) => opcode sig,
   in1(7) => '0',
 sel => CM sig(16),
 out0 => MUXC sig
   );
   -- CONTROL ACCESS REGISTER
   CAR: control access reg PORT MAP(
      in0 => MUXC sig,
```

```
Clk => Clk,
     reset => reset,
   sel => MUXS sig,
   out0 => CAR sig
   );
--CONTROL MEMORY
CM:control memory PORT MAP(
   MW => CM sig(0),
       MM => CM sig(1),
       RW => CM sig(2),
     MD \Rightarrow CM \operatorname{sig}(3),
       FS(0) \Rightarrow CM sig(4),
       FS(1) \Rightarrow CM sig(5),
       FS(2) \Rightarrow CM sig(6),
       FS(3) \Rightarrow CM sig(7),
       FS(4) \Rightarrow CM sig(8),
     MB => CM sig(9),
       TB \Rightarrow CM sig(10),
       TA => CM sig(11),
       TD \Rightarrow CM \operatorname{sig}(12),
       PL \Rightarrow CM_sig(13),
     PI \Rightarrow CM sig(14),
     IL \Rightarrow CM sig(15),
     MC \Rightarrow CM \operatorname{sig}(16),
     MS(0) \Rightarrow CM sig(17),
     MS(1) \Rightarrow CM sig(18),
     MS(2) \Rightarrow CM sig(19),
     NA(0) \Rightarrow CM sig(20),
     NA(1) \Rightarrow CM sig(21),
     NA(2) \Rightarrow CM sig(22),
     NA(3) \Rightarrow CM sig(23),
     NA(4) \Rightarrow CM sig(24),
     NA(5) \Rightarrow CM sig(25),
     NA(6) \Rightarrow CM sig(26),
     NA(7) \Rightarrow CM sig(27),
     IN CAR => CAR sig
        );
--REGISTER FILE
registerfile:register file PORT MAP(
s0_dec3to9 => DR_sig,
S0 Amux9to16 => SA sig,
S0 Bmux9to16 => SB sig,
TD \Rightarrow CM \operatorname{sig}(12),
TA => CM sig(11),
TB \Rightarrow CM sig(10),
loadEnable => CM sig(2),
```


```
Clk => Clk,
 DData => BusD sig,
 AData => BusA sig,
 BData => BusB sig
 );
 --ZERO FILL
 fillWithZero:zeroFill PORT MAP(
 in0 => SB siq
out0 => zeroFill sig
 );
 --B MUX
 MUXB: Datapath Bmux2to1 PORT MAP(
 in0 => BusB sig,
 in1 => zeroFill sig,
S \Rightarrow CM \operatorname{sig}(9),
 out0 => muxB sig
 );
 --M MUX
 MUXM: MUX M PORT MAP (
 in0 => busA sig,
 in1 => PCout_sig,
 sel => CM sig(1),
 out0 => muxM sig
 );
 --FUNCTIONAL UNIT
 FunctionUnit:FunctionUnit 16bit PORT MAP(
A => BusA sig,
 B => muxB sig,
 FSselect(4) => CM_sig(8),
 FSselect(3) \Rightarrow CM sig(7),
 FSselect(2) => CM sig(6),
 FSselect(1) => CM sig(5),
 FSselect(0) => CM sig(4),
 C => Cout sig,
 N => Nout sig,
 V => Vout sig,
 Z => Zout sig,
 F => FU sig
  );
 --MEMORY M
 MemoryM:Memory PORT MAP (
 address => unsigned(muxM sig),
 write data => muxB sig,
```

```
MW => CM sig(0),
    read data => MemMout_sig
   );
    --MUX D
    MUXD: Datapath Dmux2to1 PORT MAP (
    in0 => FU sig,
    in1 => MemMout sig,
    S \Rightarrow CM_sig(3),
    out0 => BusD sig
    );
   CARouttest <= CAR sig;
   Datapath_out <= BusD sig;</pre>
    PCOuttest <= PCout sig;
    TBouttest <= memMout sig;
end Behavioral;
TESTBENCH
ENTITY ProcesserTest IS
END ProcesserTest;
ARCHITECTURE behavior OF ProcesserTest IS
    -- Component Declaration for the Unit Under Test
(UUT)
    COMPONENT Processer
    PORT (
         reset : IN std logic;
         Clk : IN std logic;
         Datapath out : OUT std logic vector(15
downto 0);
              PCouttest: out std logic vector(15
downto 0);
              CARouttest : out std logic vector(7
downto 0);
              TBouttest : out STD LOGIC VECTOR(15
downto 0)
        );
    END COMPONENT;
   --Inputs
   signal reset : std logic := '0';
   signal Clk : std logic := '0';
```


```
--Outputs
    signal TBouttest : STD LOGIC VECTOR(15 downto
0);
   signal Datapath out : std logic vector(15 downto
0);
    signal PCouttest : std logic vector(15 downto
0);
   signal CARouttest : std logic vector(7 downto 0);
   -- Clock period definitions
   constant Clk period : time := 10 ns;
BEGIN
    -- Instantiate the Unit Under Test (UUT)
   uut: Processer PORT MAP (
          reset => reset,
          Clk => Clk,
          Datapath out => Datapath out,
               PCouttest => PCouttest,
               CARouttest => CARouttest,
               TBouttest => TBouttest
        );
   -- Clock process definitions
   Clk process :process
   begin
         Clk <= '0';
         wait for Clk period/2;
         Clk <= '1';
         wait for Clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
   begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
         reset <= '1';
      wait for 10ns;
         reset <= '0';
      -- insert stimulus here
      wait;
```

end process;


END;




D MUX 2 TO 1 WAVEFORM




CAR WAVEFORM




FUNCTIONAL UNIT WAVEFORM




REGISTER FILE WAVEFORM




ZERO FILL WAVEFORM




PROGRAM COUNTER WAVEFORM




INVERTER WAVEFORM




EXTEND WAVEFORM




MEMORY WAVEFORM



INSTRUCTION REGISTER WAVEFORM



DATAPATH WAVEFORM



PROCESSOR WAVEFORM