Welcome to the RISC-V Specifications 👋
If you don't find what you're looking for here, try one of our other GitHub organizations:
RISC-V
The Free and Open RISC Instruction Set Architecture
- 2.1k followers
- Zurich, CH
- https://riscv.org
- @risc_v
- info@riscv.org
Pinned
Repositories
Showing 10 of 61 repositories
- riscv-bfloat16 Public
-
- riscv-zabha Public
The Zabha extension provides support for byte and halfword atomic memory operations.
-
-
-
-
- docs-resources Public
- riscv-ssdtso Public
The Ssdtso is a fast-track extension adding a 'dynamic-RVTSO' mode of operation and on-demand per-hart switching between the memory models.
