Compliance Task Group Call – Minutes

Thur, 03Dec2020 8am Pacific → Daylight ← Time

See slide 6 for agenda

Antitrust Policy Notice



RISC-V International meetings involve participation by industry competitors, and it is the intention of RISC-V International to conduct all its activities in accordance with applicable antitrust and competition laws. It is therefore extremely important that attendees adhere to meeting agendas, and be aware of, and not participate in, any activities that are prohibited under applicable US state, federal or foreign antitrust and competition laws.

Examples of types of actions that are prohibited at RISC-V International meetings and in connection with RISC-V International activities are described in the RISC-V International Regulations Article 7 available here: https://riscv.org/regulations/

If you have questions about these matters, please contact your company counsel.

RISC-V International Code of Conduct



RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

We are a transparent, collaborative community where all are welcomed, and all members are encouraged to participate.

We as members, contributors, and leaders pledge to make participation in our community a harassment-free experience for everyone.

https://riscv.org/risc-v-international-community-code-of-conduct/

Charter

The Compliance Task Group will

- Develop compliance tests for RISC-V implementations, taking into account approved specifications for:
 - Architectural versions (e.g. RV32I, RV32E, RV64I, RV128I)
 - Standard Extensions (H,S,U,A,B,C,D,F,J,K,M,N,P,Q,T,V,N), Priv Mode <red is ratified >
 - All spec'ed implementation options
 - (incl. MHSU modes, optional CSRs, optional CSR bits)
- Develop a method for selecting <u>and</u> configuring appropriate tests for a RISC-V implementation, taking into account:
 - Platform profile and Execution Environment (EE)
 - Implemented architecture, extensions, and options
- Develop a framework to apply the appropriate tests to an implementation and verify that it meets the standard
 - test result signature stored in memory will be compared to a golden model result signature

Adminstrative Pointers

• Chair – Allen Baum allen.baum@esperantotech.com

• Co-chair – Bill McSpadden bill.mcspadden@seagate.com

TG Email tech-compliance@lists.riscv.org

- Notetakers: please send emails to allen.baum@esperantotech.com
- Meetings -Bi-monthly at 8am Pacific time on 2^{nd/}4th Wednesdays.
 - See https://docs.google.com/spreadsheets/d/1L15 gHI5b2ApkcHVtpZyI4s A7sgSrNN zoom link
- Documents, calendar, roster, etc. in
 - https://lists.riscv.org/tech-compliance/ see /documents & /calendars subdirectories ← will be changing to new git repo
 - https://drive.google.com/drive/folders/1DemKMAD3D0Ka1MeESRoVCJipSrwiUlEs (lifecycle in "policies/supporting docs" folder, gaps in "planning" folder, compliance specific in "compliance folder")
- - https://github.com/riscv/riscv-compliance/tree/master/docs/
 https://github.com/riscv/riscv-compliance/
 - https://riscof.readthedocs.io/en/latest/index.html riscof
 https://gitlab.com/incoresemi/riscof/
 - https://riscv-isac.readthedocs.io/ ISA coverage https://gitlab.com/incoresemi/riscv-compliance/riscv_isac.
 - https://riscv-ctg.readthedocs.io/ Compat. Test Gen. https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg
 - https://github.com/riscv/riscv-config/tree/master/docs
 YAML, WARL config https://github.com/riscv/riscv-config/
 - https://github.com/rems-project/sail-riscv/tree/master/doc Sail formal model https://github.com/rems-project/sail-riscv/
- JIRA: https://jira.riscv.org/projects/CSC/issues/CSC-1?filter=allopenissues
- Sail annotated ISA spec: in https://github.com/rems-project/riscv-isa-manual/blob/sail/
 - <u>README.SAIL</u> how to annotate <u>release/riscv-spec-sail-draft.pdf</u> annotated unpriv spec
 - release/riscv-spec-sail-draft.pdf annotated source release/riscv-privileged-sail-draft.pdf annotated priv spec

Meeting Agenda

- 0. Looking for more admins, maintainers for riscv-compliance git repo!!
- I. Updates, Status, Progress
 - I. Last meetings for 2020:, Dec 17 (off-cycle), then Jan 14
 - II. Next Week: Risc-V Summit
- II. Continued Discussion:
 - 1. RFQ tests experience and final changes
 - 2. Merging new Base ISA RFQ tests: remaining issues, notifying users
 - 3. Latest Issues
 - 4. Hosting Target directories
- III. Next steps and Ongoing maintenance
 - 1. Migration to Framework v.2. video: https://youtu.be/VIW1or1Oubo, slides: https://lists.riscv.org/g/tech-compliance/files/Presentations/TestFormatSpec.pdf
 - What steps do we need to complete to cut over to V.2 (see slide 13)
 - (e.g. Sail model updates, pipecleaning, N people have run it, testing all the "fixed in riscof" issues
 - Review Pipecleaner tests: What do we need to do to exercise capabilities for Priv Mode tests
 - 2. Moving all model proposal to remove all model specific support code out of riscv-compliance repo
 - 3. Specific Compliance Policy/Process Gaps
 - 1. Develop SAIL maintenance plan
 - 2. Certifying passing architecture tests: what needs to be in the report? Where does report get sent? (e.g. vendorID/archID)
 - 3. Can we certify actual HW if only its core RTL has passed architecture tests?
 - 4. How do we enable configurable & licensed core IP
 - 5. Identify Tool providers, e.g. coverage model, test generation for new features/extensions
 - 6. Flesh out test development order & identify resources (e.g. Priv,FDD or F,Priv,D..., JIRA CSC-3,5

Discussion

1. Assertion discussion.

Plan: back annotate golden reference model signature values into assertion value SH - Can I get a better description? Does my test *have to have* an assertion.

Inspire: - No. Can be a stub.

Inspire I've made a tool taking golden ref model output and converting to #defines to be used in assert macro **SH** - We've now created a 2-tier checking mechanism: self-checking code (assertions) and signature checking.

Inspire - The assertions are for debugging & progress indicator.,

Incore - This may not work. A test may write more than signature word

<discussion taken off line; this will be subject to a future PR. Note that the RFQ assertions are known to be broken in specific cases, but will be fixed later by this approach>

2. RFQ Pull request

Inspire - squash the 143 commits into 4 commits. Cleaner from the repo perspective. **Incore** - Will make a new PR with squashes

3. Issues

Chair - 5 issues filed yesterday (old version of tests). These issues may exist in new versions of tests. The primary cause is: Because of legal architectural options, different results are possible, but tests assume specific values for the options. One specific option (MTVEC writability) is fixed in the PRQ preamble (for ebreak and ecall). Have a similar problem with misaligned accesses. This requires a test selection mechanism like riscof will implement

< long discussion about feature emulation, e.g. handling misalign in emulation routine>
Chair - New framework allows to describe supported configurations. We will not test emulation code.

QA - We need to prove that some sort of emulation code works

Chair - No. Orders from on high: We do not test custom emulation code. We only check that the hart trap with the architected information to enable emulation code to run

Inspire - We need to only check what the RTL is doing, not what the SW is doing Chair – the device need to assert what it supports and how (via YAML), e.g. is supported in HW, will trap, is unsupported. A profile will indicate whether support is HW required, HW or SW optional, or won't be used.

SH - Slippery slope. however you implement the instruction, how do you say you are compatible?

Chair – device asserts it supports in HW, or traps or doesn't support. The first 2 categories just run tests w/ Sail configured the same way. In the 3rd, the op is never executed at all.

<lots of discussion about how to specify compatibility to RVA19, and the difficulties of using vendor specific code inside tests, e.g. emulation>

Issues Part 2

Incore - We've fixed 2 of the issues in the trap handler that the RFQ test introduces, but the rest cannot be fixed with this framework . These issues (and others that will come up) will be fixed with riscof, -we should put off fixing them until then

Chair - the recommendation in the issue is to remove the tests.

<discussion of how customer self certifies and the (lack of) a process currently>

Inspire - here's a way it could work: they send a report along with a statement to gain "certification".

Chair - Correct; removing the test removes it for those who can pass it. The correct way to do it at this point of time is to run the tests, and send the report of which tests passed, and which failed, along an explanation of why they failed and a request for a waiver. "They" will ask us to approve the waiver, , and we will agree to it. This (specific) case will be unnecessary after riscof is adopted

Inspire – There is an Embedded Horizontal Committee being formed, and we need people to participate Please contact me and/or join the HC.

Decisions & Action Items

Decisions

We will not deprecate tests that fail because of different architectural options were implemented than tests currently assume. Vendors can ask for a waiver if tests are failing because of that. This will be fixed by the next version of the framework

We will hold off ASSERT macro changes until after RFQ tests are merged

Commits for the RFQ will be squashed to remove intermediate changes to allow easier review

Outstanding Action Item

NEW

QC will ask Krste about dealing with emulation <new>

Inspire: Put dummy link script/model inclusion script into repo <new>

Everyone: report if RVTEST IO CHECK macro is used

Inspire: add support for QEMU target <?>

Chair: get SAIL repo moved into a riscv repo <ongoing>

<u>Old</u>

Chair: get contact info for all model maintainers and inform them removal of model specific support code from the repo <started>

QC: extract bits of FAQ as guidelines for test writing <?> Incore: Try YAML version of SAIL to see if it works <not done>

[everybody]: comment on base ISA cover points:

https://github.com/incoresemi/riscv-compliance/tree/dev/coverage (this is needed to complete the TG's responsibilities for the RFQ)

Imperas: make pull request for updated assertion macro

<u>SH</u>: write up coverage taxonomy

<u>Everybody</u>: read policy docs, send gaps in compliance (e.g. formal model support, possible mismatch between config TG and riscv-config) and priority to cto@riscv.org</u>

Linker script to separate data from text sections

Below is a snippet from this file with explanation as to what it does.

```
MEMORY {
sram (rwx): ORIGIN = 0x0EE90000, LENGTH = 0x4000
maskrom mem (rx): ORIGIN = 0x2EFC0000, LENGTH = 0x20000.
SECTIONS {
 .text.init ALIGN((ORIGIN(maskrom mem) + 0x0), 64) :
      AT(ALIGN((ORIGIN(maskrom mem) + 0x0), 64)) {
  PROVIDE( ftext = .);
  *(.text.init)
  PROVIDE( etext = .); }
                  ADDR(.text.init) + SIZEOF(.text.init)), 64):
 .text ALIGN((
  AT( ALIGN((LOADADDR(.text.init) + SIZEOF(.text.init)), 64)) {
  *(.text)
 .tohost ALIGN((ORIGIN(sram)), 64):
  AT(. ALIGN((LOADADDR(.text) + SIZEOF(.text)), 64)) {
  *(.tohost)
 .data ALIGN((
                   ADDR(.tohost) + SIZEOF(.tohost)), 64):
   AT(ALIGN((LOADADDR(.tohost) + SIZEOF(.tohost)), 64)) {
  *(.data)
PROVIDE( data =
                            ADDR(.data));
PROVIDE( data Ima = LOADADDR(.data));
PROVIDE( edata =
                            ADDR(.data) + SIZEOF(.data));
```

Each section has is defined either to start at a region in the MEMORY area via the ORIGIN(). This is the area the code / data expects to be at runtime. So for the .text.init section this address is 0x2EFC0000 and for the .tohost section it is 0x0EE90000.

The section that dictates how the elf and binary derived from the eld is packaged is the AT() keyword. This tells the linker where the load address for a section is. For the elf file this would be where the elf loader would load this section to. It also dictates where the section is physically in the elf file. This is used to build up the ROM image.

In the above .text.init is the first section and expects to be loaded at 0x2EFC0000. The next section .text follows this in the elf image at 0x2EFC0000 + sizeof(.text.init).

In the same way each of the next sections follows the previous section.

In the above you can see the next section .tohost has a different runtime 0x0EE90000 address than its load address of LOADADDR(.text) + SIZEOF(.text).

The linker script file is used to setup a runtime address and a load address for each section. Sometimes, in the case of .text and .text.init these would be the same address. In other cases .tohost, .data and .data.strings they are different.

The linker script file can also export variables back into the code to provide the starting and ending address of a given section. Above you see the .data section is start and end execute addresses and its load address are exported as variables data, edata and data Ima.

In the code you can then use these addresses to copy from the load address to the execute address.

```
la t0, _data_lma; \
la t1, _data; \
la t2, _edata; \
1: \
lw t3, 0(t0); \
sw t3, 0(t1); \
addi t0, t0, 4; \
addi t1, t1, 4; \
bltu t1, t2, 1b;
```

You can specify that all sections get loaded and executed from the same address space using this framework as well. In this case all the load addresses would equal the execute addresses. You would not need the copy code in this case.

Architectural Test Rationale – Intent and Limits

RISC-V Architectural Tests are an evolving set of tests that are created to help ensure that SW written for a given RISC-V Profile will run on all implementations that comply with that profile.

These tests also help ensure that the implementer has both understood and implemented the specification.

The RISC-V Architectural Tests test suite is a minimal filter. Passing the tests and having the results approved by RISC-V International is a prerequisite to licensing the RISC-V trademarks in connection with the design.

Passing the RISC-V Architectural Tests does *not* mean that the design complies with the RISC-V Architecture. These are only a basic set of tests.

The RISC-V Architectural Tests are **not** a substitute for rigorous design verification; it is the responsibility of the implementer to deploy extensive testing.

To be added to the riscv/riscv-compliance/doc/ directory as "RISC-V Architectural Test Rationale"

Test Acceptance Criteria – second cut

Tests must:

- conform to current standard of test spec (macros, labels, directory structure)
- use only files that are part of the defined support files in the repository
- run in framework
- run in SAIL and not fail any tests
- generate a valid signature using SAIL (that can be saved & compared with another DUT/sim)
- Report that test results propagate to signature
- has a clear configuration i.e. which ISA extension it can be used with
- improves coverage
- use only standard instructions (fixed size per architecture LI, LA allowed)
- must be commented in test_case header

Framework Requirements – first cut

The framework must:

- Use the TestFormat spec and macros described therein
 - (which must work including assertions)
- Choose test cases according to equations that reference the YAML configuration
- Define macro variables that can be used inside tests based on the YAML configuration
- Include the compliance trap handler, & handle its (separate) signature area
- Load, initialize, and run selected tests between two selected models, extract the signatures, compare results, and write out a report file
- Exist in a riscv github repo, with a more than one maintainer.
- Be easy to get running, e.g.:
 - run under a variety of OSes with the minimum number of distro specific tools.
 - Not require sudo privileges
- Have the ability to measure and report coverage
 - Coverage specification is a separate file
 - Could be a separate app

Pull/Issue Status

Issue#	Date	submitter	title	status	comments
#04	3-Jul-18	kasanovic	Section 2.3 Target Environment	٨	
#22	24-Nov-18	brouhaha	I-MISALIGN_LDST-01 assumes misaligned data access will trap		HW misalign support not configurable
#40	4-Feb-19	debs-sifive	Usage of tohost/fromhost should be removed	_ i	
#45	12-Feb-19	debs-sifive	Reorganization of test suites for code maintainability	Fixed in RISCOF	
#63	13-Aug-19	jeremybennett	Global linker script is not appropriate	1	
#78	26-Jan-20	bobbl	RV_COMPLIANCE_HALT must contain SWSIG	!	
#90	11-Feb-20	towoe	Report target execution error	I	
#137	12-oct-20	Ode-jtz	The signature.outputs aren't identical w /references.	1	
#145-9	01-Dec-20	Imperas	Test I EBREAK,ECALL, MISALIGN_JMP/LDST, OpenHW	V	HW misalign support not configurable
#72	26-Oct-19	vogelpi	Allow for non-word aligned `mtvec`	deferred	needs v.2
#105	22-Apr-20	jeremybennett	Non-standard assembler usage	under discussion	Simple fix
#106	22-Apr-20	jeremybennett	Use of pseudo instructions in compliance tests	fixed in RFQ tests	Will be close after merge
#107	22-Apr-20	jeremybennett	Clang/LLVM doesn't support all CSRs used in compliance test suite	under discussion	-can we add an alias?
#108	22-Apr-20	bluewww	RI5CY's `compliance_io.h` fails to compile with clang	Pull #152 fixes it	close after merge
#109	06-May-20	Olofk	Swerv fails because parallel make	under discussion	May be fixed?
#115	06-jun-20	adchd	How to support on-board execution?	under discussion	
#116	06-jun-20	simon5656	loss of 64bit test infrastucture	under discussion	Will be fixed by RFQ tests
#119	17-jun-20	allenjbaum	Missing RV32i/RV64i test: Fence	Test has been written	Close when RFQ test is merged
•	29-jul-20	nmeum	grift: update for new directory structure	Correction made	Review by Marc, needs corectiono
pull#129	31-jul-20	nmeum	sail-riscv-ocaml: Disable RVC extension on all devices not using it	in process	Who can review this?
	15-aug-20		Why not just use mepc for mret?	Answered - close	Should be resolved
		MikeOpenHWGroup	Request for a Tag on this Repo	assigned	Req. for non-hash tag; needs process
	17-Nov-20		Not able to run compliance test for rv32E device and RV32E ISA		Should be closed- RV32E unratified
	03-Dec-20		RI5CY: add minimum clang version#	Fixes issue #108	Merge after review
Pull#154	04-Dec-20	neelgala	RFQ tests	Review changes	Merge after review

JIRA Status

Issue#	Date	submitter	title	status	comments
IT-1	27Aug/20	Allen Baum	Need to modify the description of compliance in https://riscv.org/technical/specifications/	done	
IT-4	01/Sep/20	Allen Baum	Add Jira link to TG home pages	In prog	
CSC-1	20/Aug/20	Ken Dockser	Come up with names for the tests suites that we are creating		1st step done
CSC-2	20/Aug/20	Ken Dockser	Produce concise text to explain the Architecture Tests intent and Limits		Written, needs pull req
CSC-3	20/Aug/20	Ken Dockser	Come up with an internal goal for what we wish to accomplish with the Architectural Tests		Not written
CSC-4	20/Aug/20	Ken Dockser	Develop a roadmap for all the different categories of test suites that will need to be created		Not written
CSC-5	20/Aug/20	Ken Dockser	Develop a roadmap for releases of single-instruction Architecture Tests		Not written
CSC-6	20/Aug/20	Ken Dockser	Develop a reference RTL test fixture that can stimulate and check the CPU under test		Needs more discussion