Compliance Task Group Call – Minutes

Weds, Feb12 2019 8am Pacific → Standard ← Time

See slides 9,10 for discussions and action items

Charter

The Compliance Task Group will

- Develop a <u>framework</u> for RISC-V tests, taking into account approved specifications for:
 - Architectural versions (e.g. RV32I, RV32E, RV64I, RV128I)
 - Standard Extensions (M,A,F,D,Q,L,C,B,J,T,P,V,N)
 - All spec'ed implementation options
 - (incl. MHSU modes, optional CSRs, optional CSR bits)
- Develop a method for selecting <u>and</u> configuring appropriate tests for a RISC-V implementation, taking into account:
 - Platform profile and Execution Environment (EE)
 - Implemented architecture, extensions, and options
- Develop a method to apply the appropriate tests to an implementation and verify that it meets the standard
 - test result signature stored in memory will be compared to a golden model result signature

Adminstrative Pointers

• Chair – Allen Baum

allen.baum@esperantotech.com

Co-chair – Stuart Hoad

stuart.hoad@microchip.com

TG Email

tech-compliance@lists.riscv.org

- Notetakers: please send emails to allen.baum@esperantotech.com
- Meetings -Bi-monthly at 8am Pacific time on 2^{nd/}4th Wednesdays
 - See https://lists.riscv.org/g/tech-compliance/calendar entry for zoom link
- Documents, calendar, roster, etc. in https://lists.riscv.org/tech-compliance/ see /documents, /calendars subdirectories
 - https://riscof.readthedocs.io/en/latest/ riscof
 - https://riscv-config.readthedocs.io/en/latest/ config: YAML and WARL spec
- Git repositories
 - https://github.com/riscv/riscv-compliance/
 - https://github.com/rsnikhil/Experimental RISCV Feature Model
 - https://github.com/rsnikhil/Forvis_RISCV-ISA-Spec
 - https://gitlab.com/incoresemi/riscof (Shakti framework)

(tentative) Meeting Agenda

- 1. Pull request (#65) TestFormat Spec
 - If no substantive comments, will approve pull, set up vote to ratify test spec 1.2.5
- 2. Pull request (#77) fix for AUIPC test
- 3. Progress on last meeting Action Items
- 4. Reviewing and Closing issues (slide 7, currently 23 open)
- 5. Coverage discussion (slides 12-13)
- 6. Looking towards the future
 - Getting more repository maintainers
 - Funding to get more tests/tools for tests, better coverage metrics
 - Transitioning to a standing committee what is needed?
 - Research: using formal models to generate tests?

Action Items from last meeting

Allen - update test format spec, removing TestPool Reference doc mentions, and move anything related to emulation to a "deferred" section - DONE

Simon – will re-review the test format spec (Allen will send out poll for approval if no further issues reported)

Simon – come up with test condition examples that are difficult to do manually (Vector spec?)

Neel, Pawan

- document how to use riscof as separate pieces
- investigate if possible to release a docker image
- look into a generator script
- remove hard-coded directory references from scripts, establish/document a standard directory structure for the riscof environment

Allen-document required changes for emulation to send to Neel, Pawan – DONE

Pull/Issue Status

Pull #80 Feb 04, 2020 towoe Report error in lbex run target bug - needs fixing	Туре	Issue#	date	submitter	title	status
Pull #79 feb D1, 2020 Xiretza Igore case when comparing signature outputs bug - needs fixing Pull #83 Feb 07, 2020 pmundkur Support F extension on RV32 sall-riscv-c. mer we feature Pull #77-×85 Jan 20, 2020 böbbi fix I-AUIPC-01 to write signature to correct The fix for #77 Issue #84 4-85 Feb 08, 2020 böbbi RV-COMPLANCE_HAIT must contain SWSIG bug - needs fixing Issue #37 Jan 31, 2019 astimonov ry32imc C.SWSP tests writes a word outside the binary bug - needs fixing Issue #30 Jan 21, 2019 astimonov ry32imc C.SWSP tests writes a word outside the binary bug - needs fixing Issue #30 Jan 21, 2019 astimonov ry32imc C.SWSP tests writes a word outside the binary bug - needs fixing Issue #30 Jan 22, 2019 astimonov ry32imc C.SWSP tests writes a word outside the binary bug - needs fixing Issue #30 Jan 22, 2019 astimonov ry32imc C.SWSP tests writes a word outside the binary bug - needs fixing Issue #31 Jan 25, 2019<						
Pull #83 Feb 07, 2020 pmundkur Support F extension on RV32 sall-riscv-c. new feature Pull #77-85 Jan 20, 2020 bobbi fix I-AUIPC-01 to write signature to correct The fix for #77 Issue #84-85 Feb 08, 2020 byllgrim I-SW-O1 corrupts. text region bug - needs fixing Issue #76-85 Jan 26, 2020 bobbl RV_COMPULANCE_HAIT must contain SWSIG bug - needs fixing Issue #37 Jan 31, 2019 astimonov v32imc C.SWSP test5 writes a word outside the binary bug - needs fixing Issue #30 Jan 21, 2019 RolfyVu The golden results of rv32ui and rv64ui should be different bug - needs fixing Issue #67 Sep 25, 2019 rongcuid RV32I-Instended Operands error fixed in commit cae8567? Issue #10 Oct 26, 2018 neelgala illegal.5 in rv32mi generates sup interrupt - may not be supported on all impls fixed in commit cae8567? Issue #32 Jan 28, 2019 debs-sifive braskpoints undesired behavior when trigger does not exist? fixed? Issue #32 Jan 28, 2019 debs-sifive braskpoints undesired behavior when trigger doe			·		·	
Pull #77-855 Jan 20, 2020 bobbi fix I-AUIPC-01 to write signature to correct The fix for #77 Issue #84-85 Feb 08, 2020 byllgrim I-SW-01 corrupts. text region bug - needs fixing Issue #78 Jan 26, 2020 bobbl RV_COMPLIANCE_HALT must contain SWSIG bug - needs fixing Issue #37 Jan 31, 2019 astimonov v32imc C.SWSP testS writes a word outside the binary bug - needs fixing Issue #30 Jan 21, 2019 Rolfyru The golden results of rv32u and rv64u should be different bug - needs fixing Issue #30 Jan 22, 2018 AntitLukats RV32I/I-IO.S bad file name bug - needs fixing Issue #67 Sep 25, 2019 rongeuid RV32I Immediate Operands error fixed in commit cae8567? Issue #31 Ot 26, 2018 neelgala illegal.S in rv32mi generates sup interrupt - may not be supported on all impls fixed in commit cae8567? Issue #32 Jan 25, 2019 debs-sifive v32si/ma_fetch.S produces a different signature depending on RVC support fixed? Issue #32 Jan 25, 2019 debs-sifive v32si/ma_fetch.S produces a different signa					· · · · · · · · · · · · · · · · · · ·	G G
ISSUE#84-85Feb 08, 2020byllgrimI-SW-01 corrupts .text regionbug - needs fixingISSUE#78Jan 26, 2020bobblRV_COMPLIANCE_HALT must contain SWSIGbug - needs fixingISSUE#37Jan 31, 2019astimonovvy32imc C.SWSP testS writes a word outside the binarybug - needs fixingISSUE#30Jan 31, 2019ROlfyYuThe golden results of rv32ui and rv64ui should be differentbug - needs fixingISSUE#60Ct 17, 2018AntitLukatsRV32I/I-IO.S bad file namebug - needs fixingISSUE#67Sep 25, 2019rongcuidRV32I Immediate Operands errorfixed in commit cae8567?ISSUE#11Oct 26, 2018neelgalaillegal.S in rv32mi generates sup interrupt - may not be supported on all implsfixed, closeISSUE#33Jan 28, 2019debs-sifivevr32si/ma_fetch.S produces a different signature depending on RVC supportfixed?ISSUE#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?ISSUE#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?ISSUE#37Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?ISSUE#40Cot 08, 2019towoeTarget error exit conditionnot a bug?ISSUE#30Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?ISSUE#41Feb 16, 2	_		· ·	•	• •	
ISSUE #78 Jan 26, 2020 bobbl RV_COMPLIANCE_HALT must contain SWSIG bug - needs fixing ISSUE #7685 Jan 20, 2020 bobbl I-AUIPC-01 test writes signature to wrong address bug - needs fixing ISSUE #37 Jan 31, 2019 astimonov ry32imc C.SWSP testS writes a word outside the binary bug - needs fixing ISSUE #30 Jan 21, 2019 ROIFYU The golden results of ry32u and ry64ui should be different bug - needs fixing ISSUE #30 Jan 21, 2019 ROIFYU The golden results of ry32u and ry64ui should be different bug - needs fixing ISSUE #50 Cet 25, 2019 rongcuid RV32I Immediate Operands error fixed ISSUE #57 Sep 25, 2019 neelgala illegal.S in ry32mi generates sup interrupt - may not be supported on all impls fixed, close ISSUE #33 Jan 28, 2019 debs-sifive ry32si/ma_ fetch.S produces a different signature depending on RVC support fixed? ISSUE #32 Jan 25, 2019 debs-sifive ry32si/ma_ fetch.S produces a different signature depending on RVC support fixed? ISSUE #32 Jan 25, 2019 debs-sifive brascal/ma_ fetch.S produces a different signature depending on RVC support fixed? ISSUE #27 Dec 21,			•		-	
Issue#76<-85Jan 20, 2020bobblI-AUIPC-01 test writes signature to wrong addressbug - needs fixingIssue#37Jan 31, 2019astimonovrv32imc CSWSP testS writes a word outside the binarybug - needs fixingIssue#30Jan 21, 2019RolfyYuThe golden results for Y32u in and rv64ui should be differentbug - needs fixingIssue#80Oct 17, 2018AnttiLukatsRV32I/I-IO.S bad file namebug - needs fixingIssue#67Sep 25, 2019rongculdRV32I Immediate Operands errorfixed in commit cae8567?Issue#31Jan 28, 2019debs-sifiverv32si/ma_fetch.S produces a different signature depending on RVC supportfixed?Issue#32Jan 28, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#27Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#70Oct 08, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#43Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#45Feb 12, 2019 <t< td=""><td></td><td></td><td></td><td></td><td>· ·</td><td></td></t<>					· ·	
ISSUE#37Jan 31, 2019astimonovrv32imc C.SWSP test5 writes a word outside the binarybug - needs fixingISSUE#30Jan 21, 2019RolfyYuThe golden results of rv32ui and rv64ui should be differentbug - needs fixingISSUE#67Sep 25, 2019rongcuidRV32J Immediate Operands errorfixed in commit cae8567?ISSUE#11Oct 26, 2018neelgalaillegal.S in rv32mi generates sup interrupt - may not be supported on all implsfixed, closeISSUE#33Jan 28, 2019debs-sifiverv32si/ma_fetch.S produces a different signature depending on RVC supportfixed?ISSUE#32Jan 25, 2019debs-sifivebreakpoints, sundesired behavior when trigger does not exist?fixed?ISSUE#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?ISSUE#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?ISSUE#70Oct 08,, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?ISSUE#38Jan 31, 2019santhoshvisiI-IB-01 test - Load the data into X0 GPR registernot a bug?ISSUE#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?ISSUE#47Feb 16, 2019aprmathMachine mode atomic extension tests?duplicate in v.2 for m/s/uISSUE#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2	Issue	#76<85		bobbl		
Issue#30Jan 21, 2019RolfyYuThe golden results of rv32ui and rv64ui should be differentbug - needs fixingIssue#08Oct 17, 2018AnttilukatsRV32/I-I-IO.S bad file namebug - needs fixingIssue#67Sep 25, 2019rongcuidRV32/I Immediate Operands errorfixed in commit cae8567?Issue#11Oct 26, 2018neelgalaillegal.S in rv32mi generates sup interrupt - may not be supported on all implsfixed, closeIssue#33Jan 28, 2019debs-sifiverv32si/ma_fetch.S produces a different signature depending on RVC supportfixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#32Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#70Oct 08, 2019towoeTarget error exit conditionnot a bug?Issue#70Oct 08, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvlsiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#45Feb 12, 2019<						
Issue#08Oct 17, 2018AnttiLukatsRV32I/I-IO.5 bad file namebug - needs fixingIssue#67Sep 25, 2019rongcuidRV32I Immediate Operands errorfixed in commit cae8567?Issue#11Oct 26, 2018neelgalaillegal.5 in rv32mi generates sup interrupt - may not be supported on all implsfixed closeIssue#33Jan 28, 2019debs-sifiverv32si/ma_fetch.5 produces a different signature depending on RVC supportfixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#27Dec 21, 2018bluenagelMacross are checking side-effectsfixed?Issue#70Oct 08, 2019towoeTarget error exit conditionnot a bug?Issue#38Jan 31, 2019sarthoshvisiI-IB-01 test - Load the data into X0 GPR registernot a bug?Issue#38Jan 31, 2019sarthoshvisiI-IB-01 test - Load the data into X0 GPR registernot a bug?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in v.2Issue#40Feb 04, 2019debs-sifive<			•		·	
Issue#67Sep 25, 2019rongcuidRV32I Immediate Operands errorfixed in commit cae8567?Issue#11Oct 26, 2018neelgalaillegal.S in rv32mi generates sup interrupt - may not be supported on all implsfixed, closeIssue#33Jan 28, 2019debs-sifiverv32si/ma_fetch.S produces a different signature depending on RVC supportfixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?Issue#70Oct 08, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvisiI-IB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD- fixed in riscof?Issue#72Oct 26, 2019vogelpiAllow for non-word aligned 'mtvec'will be fixed in V.2Issue#75Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveI-MISALIGN_IMP-01.S outdated use of 'mbadaddr' in trap handler?will be fixed in V.2Issue#32Nov 2	Issue		· ·		•	
Issue#33Jan 28, 2019debs-sifiverv32si/ma_fetch.S produces a different signature depending on RVC supportfixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?Issue#70Oct 08,, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvisiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#72Oct 26, 2019vogelpiAllow for non-word aligned 'intrec'will be fixed in V.2Issue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#32Nov 24, 2018brouhahaI-MISALIGN_IMP-01.S outdated use of 'mbadaddr' in trap handler?will be fixed in V.2Issue#10Nov 07, 2018nee				rongcuid	·	
Issue#33Jan 28, 2019debs-sifiverv32si/ma_fetch.S produces a different signature depending on RVC supportfixed?Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?Issue#70Oct 08,, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvisiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#72Oct 26, 2019vogelpiAllow for non-word aligned 'intrec'will be fixed in V.2Issue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#32Nov 24, 2018brouhahaI-MISALIGN_IMP-01.S outdated use of 'mbadaddr' in trap handler?will be fixed in V.2Issue#10Nov 07, 2018nee	Issue	#11	Oct 26, 2018	neelgala	illegal.S in rv32mi generates sup interrupt - may not be supported on all impls	fixed. close
Issue#32Jan 25, 2019debs-sifivebreakpoint.s undesired behavior when trigger does not exist?fixed?Issue#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?Issue#70Oct 08,, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvisiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#72Oct 26, 2019vogelpiAllow for non-word aligned 'mtvec'duplicate in v.2 for m/s/uIssue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#40Feb 04, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveI-MISALIGN_IMP-01.S outdated use of 'mbadaddr' in trap handler?will be fixed in V.2Issue#16Nov 07, 2018brouhahaI-MISALIGN_IMP-01.S assumes misaligned data access will trapwill be fixed in V.2Issue#10Nov 07, 2018<	Issue					•
Issue#28Dec 21, 2018bluewwwI-SB-01 test war hazard (address register)fixed?Issue#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?Issue#70Oct 08,, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvisiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#47Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#40Feb 04, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveI-MISALIGN_JMP-01.S outdated use of 'mbadaddr' in trap handler?will be fixed in V.2Issue#32Nov 24, 2018broundhalaI-MISALIGN_JMP-01.S assumes misaligned data access will trapwill be fixed in V.2Issue#09Oct 22, 2018neelgalaI-MISALIGN_JMP-01.S assumes compressed can be turned offwill be fixed in V.2Issue#04						
Issue#27Dec 21, 2018jlucnagelMacros are checking side-effectsfixed?Issue#70Oct 08,, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvisiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#72Oct 26, 2019vogelpiAllow for non-word aligned `mtvec`will be fixed in V.2Issue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#40Feb 04, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveUsage of tohost/fromhost should use of `mbadaddr` in trap handler?will be fixed in V.2Issue#22Nov 24, 2018brouhahaI-MISALIGN_IMP-01.S assumes misaligned data access will trapwill be fixed in V.2Issue#36Nov 07, 2018neelgalaI-MISALIGN_IMP-01.S assumes compressed can be turned offwill be fixed in V.2Issue#09Oct 22, 2018neelgalaSetting SATP and PMP should be optionalwill be fixed in V.2Issue#04Ju	Issue		•		,	
Issue#70Oct 08,, 2019towoeTarget error exit conditionnot a bug?Issue#42Feb 05, 2019as-scMisaligned fetch bit must be excluded for RVCnot a bug?Issue#38Jan 31, 2019santhoshvlsiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#72Oct 26, 2019vogelpiAllow for non-word aligned `mtvec`will be fixed in V.2Issue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#40Feb 04, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveI-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler?will be fixed in V.2Issue#22Nov 24, 2018brouhahaI-MISALIGN_JMP-01.S assumes misaligned data access will trapwill be fixed in V.2Issue#16Nov 07, 2018neelgalaI-MISALIGN_JMP-01.S assumes compressed can be turned offwill be fixed in V.2Issue#09Oct 22, 2018neelgalaSetting SATP and PMP should be optionalwill be fixed in V.2Issue#04Jul 03, 2018kasanovicSection 2.3 Target Environmentwill be fixed in V.2	Issue	#27	·	jlucnagel	· • • • • • • • • • • • • • • • • • • •	fixed?
Issue#38Jan 31, 2019santhoshvlsiI-LB-01 test - Load the data into X0 GPR registernot a bug?Issue#63Aug 13, 2019jeremybennettGlobal linker script is not appropriate bugTBD - fixed in riscof?Issue#47Feb 16, 2019aprnathMachine mode atomic extension tests?duplicate in v.2 for m/s/uIssue#72Oct 26, 2019vogelpiAllow for non-word aligned `mtvec`will be fixed in V.2Issue#45Feb 12, 2019debs-sifiveReorganization of test suites for code maintainabilitywill be fixed in V.2Issue#40Feb 04, 2019debs-sifiveUsage of tohost/fromhost should be removedwill be fixed in V.2Issue#31Jan 25, 2019debs-sifiveI-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler?will be fixed in V.2Issue#22Nov 24, 2018brouhahaI-MISALIGN_LDST-01 assumes misaligned data access will trapwill be fixed in V.2Issue#16Nov 07, 2018neelgalaI-MISALIGN_JMP-01.S assumes compressed can be turned offwill be fixed in V.2Issue#09Oct 22, 2018neelgalaSetting SATP and PMP should be optionalwill be fixed in V.2Issue#04Jul 03, 2018kasanovicSection 2.3 Target Environmentwill be fixed in V.2	Issue	#70	Oct 08,, 2019		Target error exit condition	not a bug?
Issue #63 Aug 13, 2019 jeremybennett Global linker script is not appropriate bug ISSUE #47 Feb 16, 2019 aprnath Machine mode atomic extension tests? duplicate in v.2 for m/s/u ISSUE #72 Oct 26, 2019 vogelpi Allow for non-word aligned `mtvec` will be fixed in V.2 ISSUE #45 Feb 12, 2019 debs-sifive Reorganization of test suites for code maintainability will be fixed in V.2 ISSUE #40 Feb 04, 2019 debs-sifive Usage of tohost/fromhost should be removed will be fixed in V.2 ISSUE #31 Jan 25, 2019 debs-sifive I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler? will be fixed in V.2 ISSUE #22 Nov 24, 2018 brouhaha I-MISALIGN_LDST-01 assumes misaligned data access will trap will be fixed in V.2 ISSUE #16 Nov 07, 2018 neelgala I-MISALIGN_JMP-01.S assumes compressed can be turned off will be fixed in V.2 ISSUE #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 ISSUE #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#42	Feb 05, 2019	as-sc	Misaligned fetch bit must be excluded for RVC	not a bug?
Issue #47 Feb 16, 2019 aprnath Machine mode atomic extension tests? duplicate in v.2 for m/s/u Issue #72 Oct 26, 2019 vogelpi Allow for non-word aligned `mtvec` will be fixed in V.2 Issue #45 Feb 12, 2019 debs-sifive Reorganization of test suites for code maintainability will be fixed in V.2 Issue #40 Feb 04, 2019 debs-sifive Usage of tohost/fromhost should be removed will be fixed in V.2 Issue #31 Jan 25, 2019 debs-sifive I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler? will be fixed in V.2 Issue #22 Nov 24, 2018 brouhaha I-MISALIGN_LDST-01 assumes misaligned data access will trap will be fixed in V.2 Issue #16 Nov 07, 2018 neelgala I-MISALIGN_JMP-01.S assumes compressed can be turned off will be fixed in V.2 Issue #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#38	Jan 31, 2019	santhoshvlsi	I-LB-01 test - Load the data into XO GPR register	not a bug?
Issue #47 Feb 16, 2019 aprnath Machine mode atomic extension tests? duplicate in v.2 for m/s/u Issue #72 Oct 26, 2019 vogelpi Allow for non-word aligned `mtvec` will be fixed in V.2 Issue #45 Feb 12, 2019 debs-sifive Reorganization of test suites for code maintainability will be fixed in V.2 Issue #40 Feb 04, 2019 debs-sifive Usage of tohost/fromhost should be removed will be fixed in V.2 Issue #31 Jan 25, 2019 debs-sifive I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler? will be fixed in V.2 Issue #22 Nov 24, 2018 brouhaha I-MISALIGN_LDST-01 assumes misaligned data access will trap will be fixed in V.2 Issue #16 Nov 07, 2018 neelgala I-MISALIGN_JMP-01.S assumes compressed can be turned off will be fixed in V.2 Issue #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#63	Aug 13, 2019	jeremybennett	Global linker script is not appropriate bug	TBD - fixed in riscof?
Issue #45 Feb 12, 2019 debs-sifive Reorganization of test suites for code maintainability will be fixed in V.2 Issue #40 Feb 04, 2019 debs-sifive Usage of tohost/fromhost should be removed will be fixed in V.2 Issue #31 Jan 25, 2019 debs-sifive I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler? will be fixed in V.2 Issue #22 Nov 24, 2018 brouhaha I-MISALIGN_LDST-01 assumes misaligned data access will trap will be fixed in V.2 Issue #16 Nov 07, 2018 neelgala I-MISALIGN_JMP-01.S assumes compressed can be turned off will be fixed in V.2 Issue #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#47	Feb 16, 2019	aprnath	Machine mode atomic extension tests?	duplicate in v.2 for m/s/u
Issue #40 Feb 04, 2019 debs-sifive Usage of tohost/fromhost should be removed will be fixed in V.2 Issue #31 Jan 25, 2019 debs-sifive I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler? will be fixed in V.2 Issue #22 Nov 24, 2018 brouhaha I-MISALIGN_LDST-01 assumes misaligned data access will trap will be fixed in V.2 Issue #16 Nov 07, 2018 neelgala I-MISALIGN_JMP-01.S assumes compressed can be turned off will be fixed in V.2 Issue #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#72	Oct 26, 2019	vogelpi	Allow for non-word aligned `mtvec`	will be fixed in V.2
Issue #31 Jan 25, 2019 debs-sifive I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler? will be fixed in V.2 Issue #22 Nov 24, 2018 brouhaha I-MISALIGN_LDST-01 assumes misaligned data access will trap will be fixed in V.2 Issue #16 Nov 07, 2018 neelgala I-MISALIGN_JMP-01.S assumes compressed can be turned off will be fixed in V.2 Issue #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#45	Feb 12, 2019	debs-sifive	Reorganization of test suites for code maintainability	will be fixed in V.2
Issue#22Nov 24, 2018brouhahaI-MISALIGN_LDST-01 assumes misaligned data access will trapwill be fixed in V.2Issue#16Nov 07, 2018neelgalaI-MISALIGN_JMP-01.S assumes compressed can be turned offwill be fixed in V.2Issue#09Oct 22, 2018neelgalaSetting SATP and PMP should be optionalwill be fixed in V.2Issue#04Jul 03, 2018kasanovicSection 2.3 Target Environmentwill be fixed in V.2	Issue	#40	Feb 04, 2019	debs-sifive	Usage of tohost/fromhost should be removed	will be fixed in V.2
Issue#16Nov 07, 2018neelgalaI-MISALIGN_JMP-01.S assumes compressed can be turned offwill be fixed in V.2Issue#09Oct 22, 2018neelgalaSetting SATP and PMP should be optionalwill be fixed in V.2Issue#04Jul 03, 2018kasanovicSection 2.3 Target Environmentwill be fixed in V.2	Issue	#31	Jan 25, 2019	debs-sifive	I-MISALIGN_JMP-01.S outdated use of `mbadaddr` in trap handler?	will be fixed in V.2
Issue #09 Oct 22, 2018 neelgala Setting SATP and PMP should be optional will be fixed in V.2 Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#22	Nov 24, 2018	brouhaha	I-MISALIGN_LDST-01 assumes misaligned data access will trap	will be fixed in V.2
Issue #04 Jul 03, 2018 kasanovic Section 2.3 Target Environment will be fixed in V.2	Issue	#16	Nov 07, 2018	neelgala	I-MISALIGN_JMP-01.S assumes compressed can be turned off	will be fixed in V.2
, and the second	Issue	#09	Oct 22, 2018	neelgala	Setting SATP and PMP should be optional	will be fixed in V.2
Issue #03 Jul 03, 2018 kasanovic 2.4 Processor configuration clarification will be fixed in V.2	Issue	#04	Jul 03, 2018	kasanovic	Section 2.3 Target Environment	will be fixed in V.2
	Issue	#03	Jul 03, 2018	kasanovic	2.4 Processor configuration clarification	will be fixed in V.2

Discussion

- 1. Will we have only statically written tests or can we allow dynamical (run-time tool)generated tests?
 - E.g. there are 90 configurations of vector implementations, and 8000 tests per configuration. Can we afford to **not** have dynamically generated tests?
 - How does this work with the test filtering? Conceptually, it shouldn't be an issue, since the tests are generated according to the configuration, which is essentially the same as filtering based on a configuration
- 2. reject pull#80
 - Needs a bit more feedback. The problem in general is that tests
 that fail to execute (e.g. build failure?) do not check results,
 therefore appear to be passing. I think we need to understand why
 standard tests were failing that way, fix it everywhere if there is a
 general problem, and fix the failure if it lbex specific
- 3. Stephano (will be) in talks with YOCTO to see if they can support more test writing(/coverage metrics?)

- 4. The remaining controversial issue with the test spec is whether it is possible to easily manually generate test conditions
 - 1. Test conditions use YAMLconfig for most cases, it is easy
 - 2. We may need syntax that has OR conditions, not just AND conditions
 - 3. There don't appear to be any issues with dynamically tests; the conditions used to generate them are effectively the filter conditions
- 5. Coverage: how do we design coverage rules? Where does compliance become DV? Still an issue
- 6. Formal checking vs instruction level test how does this fit?
 - 1. Formal checking uses RTL, can't test SW implementations
 - 2. Doesn't fit with comparison of two models
 - It would be great if we get to the point that we can test compliance formally, but unclear this will be uniformly possible on different implementations, so we still need to deal with the instruction level tests

Decisions & Action Items

Decisions

- No further changes requested for test format spec
- Pull #80 rejected until we understand the issue better

Action Items

- Allen: will put test spec .pdf into files section of compliance TG lists.riscv.org site
- Allen: will send poll out to vote on acceptance of the current spec v1.2.5

Next Meeting Agenda (in order of Priority)



Draft Test Coverage Proposal (unpriv)

Classes of things we want to test for

- Decode
 - Immediate test all bits in either polarity will affect output
 - Register specifiers test that changing any bit will affect output, ensure all regs are tested
 - Variations test values of opcodes suffixes that have any string after a "." in its opcode
- Register combinations
 - Destructive (dest = either src) and non-destructive
 - Non-updating (i.e., targeting X0), or non-supplying (X0 as an input)
 - All registers (or immediate bit) should be used per instruction *category*
- Special and exception cases
 - Explicitly defined (e.g. shifts>=XLEN & RD=X0
 - Implicitly defined corner cases
 - Maximal and minimal inputs, or creating maximal outputs
 - Inputs that special case outputs (mostly FP cases, also. shiftamt>=XLEN)
 - Outputs crossing value boundary (e.g. address cross word/page/superpage/VA boundary, FP crossing exponent boundary)

This works for 32i base ops – what do we need to add for priv modes? Mem model? Sequential Dependencies? Other extensions?

Need a review of existing (non-RISC-V) compliance specs

proposed coverage & categories

Arith[I], W1/0,crys

Logical[I], W1/0

Shift[I], W1/0/msk,+

Auipc,Lui,

Ld,St, W1/0, bndXing Br, W1/0, bndXing

Jmp , W1/0, bndXing

Ebreak/ Ecall

W1/0= walking 1/0

BndXing=: boundary crossing

Draft Test Coverage Proposal (more, incl priv)

- Forwarding: result of one op can be used as the source of the very next instruction
 - Need at least a case within and between instruction classes
- Changing non-reg state used by an op, immediately followed by op that uses it, e.g.:
 - changing the rounding mode for an FP op
 - writing into the instruction stream, followed by a fencei affecting the next ifetch
 - changing a page table entry or PMP entry, or SATP affecting the next access
 - changing xEPC or xSTATUS followed by xRET
 - · changing MISA followed by any op enabled or disabled by it
 - changing xTVEC, xDELEG, xIE followed by a trap
 - write once behavior (PMP-lock)
- Ops that change non-reg status, immediately followed by op that tests it, e.g.:
 - FP status after an FP op
 - xSTATUS.FS,XS fields after FP, Vector or other coprocessor op
 - xCAUSE, xEPC, xTVAL, xPP after an interrupt or exception

RISCV-CONFIG

- Examples & definitions
 - https://github.com/riscv/riscv-config/tree/master/examples
 - https://github.com/riscv/riscv-config/tree/master/riscv_config/schemas
 - https://github.com/riscv/riscv-compliance/tree/master/riscv-ovpsim/config-yaml/examples
- Validator
 - https://github.com/riscv/riscv-config/blob/master/riscv_config/checker.py
- Example integration of converter (OVPsim)
 - https://github.com/riscv/riscv-compliance/tree/master/riscv-ovpsim/config-yaml
- WARL, YAML
 - https://riscv-config.readthedocs.io/en/latest/

RISCV-CONFIG WARL Syntax

WARL: {optional items in curly braces}

- dependency_fields: [list] use this when legal/illegal values depend on other fields (in list)
- legal: [<warl-string>{,<warl-string>*}]
- wr_illegal: [<warl-string>{,<warl-string>*}] -> update_mode
 where <warl-string> is either "&" separated list of rangehi:rangelo lists
 {[dependency_value] ->} field-name1[bit#hi:bit#lo] in [legal-range-list]
 { & field-name2[bit#hi:bit#lo] in [legal-range] }*

or "&" separated list of bitmasks

```
{[dependency_value] ->} field-name1[bit#hi:bit#lo] bitmask [mask, fixval] { & field-name2[bit#hi:bit#lo] bitmask [mask, fixval] }*
```

(can't mix ranges and bitmasks)

RISCV-CONFIG WARL Example 1

```
When base of mtvec depends on the mode field.
WARL:
 dependency_fields: [mtvec::mode]
 legal:
  - "[0] -> base[29:0] in [0x20000000, 0x20004000]"
                                                               # can take only 2 fixed values when mode==0.
  - "[1] -> base[29:6] in [0x00000:0xF00000] & base[5:0] in [0x00]" # 256 byte aligned when mode==1
 wr illegal:
  - "[0] -> unchanged"
  - "[1] wr val in [0x2000000:0x4000000] -> 0x2000000"
                                                               # predefined value if write value is in this range
  - "[1] wr val in [0x4000001:0x3FFFFFFF] -> unchanged"
                                                               # predefined value if write value is this range
      When base of mtvec depends on the mode field. Using bitmask instead of range
WARL:
 dependency_fields: [mtvec::mode]
 legal:
  - "[0] -> base[29:0] in
                             [0x20000000, 0x20004000]"
                                                               # can take only 2 fixed values when mode==0.
  - "[1] -> base[29:0] bitmask [0x3FFFFFC0, 0x00000000]"
                                                               # 256 byte aligned when mode==1
 wr illegal:
  - "[0] -> unchanged"
                                                               # no illegal for bitmask defined legal strings.
```

RISCV-CONFIG WARL Example 2

no dependencies. Mode field of mtvec can take only 2 legal values using range-descriptor WARL: dependency_fields: legal: - "mode[1:0] **in** [0x0:0x1] # Range of 0 to 1 (inclusive)" # default to 0 if not a legal value wr illegal: - "0x00" # no dependencies. using single-value-descriptors WARL: dependency fields: legal: - "mode[1:0] **in** [0x0,0x1] # also Range of 0 to 1 (inclusive)" wr_illegal: - "0x00" - "[1] wr val in [0x2000000:0x4000000] -> 0x2000000 & wr val in [0x4000001:0x3FFFFFFF] -> unchanged