### A Simulator Backplane Proposal

William McSpadden
Seagate Technologies
bill.mcspadden@seagate.com

### Agenda

- The problems we need to solve.
- A proposal for a base layer API
  - Implementation examples of the base layer
- A discussion about building higher abstraction layers on top of the base layer
  - Example of a higher level API

#### The Problem(s)


- How to get dissimilar simulators to talk to each other (ie Co-Sim)
  - OR .... How can we use and re-use reference models, arch tests, stimulus models, etc
- How to apply the same stimulus to different models?
- How to analyze output from different models with the same analyzer?
- How to synchronize simulators? (perhaps an implementation detail)


Stimulates hw interrupts to the CLIC. Supports edge and level triggered interrupts. Need the ability to clear level triggered interrupts.

Reference model of the CLIC....


... OR ...

an RTL implementation of the CLIC.





#### A Proposal for a Base Layer



```
interface: intr_stimulus
signal_def: xz01

output:
intr_req[47:0]
mmio_rd_data[63:0]

input:
mmio_addr[9:0]
mmio_rd
mmio_wr
mmio_wr_data[63:0]

inout:
```

```
interface: clic_ifc

signal_def: four_value

input:
intr_req[47:0]
mmio_addr[9:0]
mmio_rd
mmio_wr
mmio_wr_data[63:0]

output:
intr
mmio_rd_data[63:0]

inout:
```

```
interface: mmio_stimulus
signal_def: four_value
output:
intr_req[47:0]
mmio_rd_data[63:0]
input:
mmio_addr[9:0]
mmio_rd
mmio_wr
mmio_wr_data[63:0]
inout:
```

```
interface: sail_ifc

signal_def: four_value

input:
intr_req
mmio_rd_data[63:0]

output:
mmio_addr[9:0]
mmio_rd
mmio_wr
mmio_wr_data[63:0]

inout:
```

```
connector:
intr_stimulus
clic_ifc

connections:
clic_ifc.intr_req = intr_stimulus.intr_req
sail_ifc.intr_req = clic_ifc.intr
```

# signal\_def

- verilog
- vhdl, std\_logic: UX01ZWLH-
- four\_value: xz01
- two\_value: 01

```
// External interrupt stimulator model, pseudo-code
ORD64
           trigger_ctrl; // 1: level 0: edge
           assert_intr; // writing a 1 to a bit asserts intr on that line
ORD64
ORD64
           assert intr req;
        deassert intr; // writing a 1 to a bit deasserts intr; only useful for level trig
ORD64
       start test reg // if 1, start test
ORD64
        edge trig pulse width[NUM INTRS];
int.
main()
      forever
           if ( sdi rising edge (mmio wr))
                 if (addr == TRIGGER CTRL)
                      trigger_ctrl = sdi get signal (mmio wr data);
                 if (addr == ASSERT INTR)
                       sdi set signal (sdi get signal (mmio wr data));
           if (sdi rising edge (mmio rd))
                 if (addr == TRIGGER CTRL )
                       sdi set signal (mmio rd data, control trigger edge level);
           // TODO: Handle edge triggered pulse width
           sdi cycle();
```

```
// "The Backplane", pseudocode
main()
      // Read in connection file
      // Build IPC connections
      // loop
      forever
            foreach simulator
                  gather signals()
            resolve signals()
            foreach simulator
                  broadcast resolved signals()
          while (! relax() && !timeout)
```

#### Why Relaxation?

Relaxation: ensures that all signals are at a quiescent state. Consider....

Zero delay loops

All simulators do some form of relaxation

For the simulator backplane, you need to relax for the same reasons that RTL simulators need to relax.

Primarily for multi-driver (INOUT) signalling

```
// "The Test", random generation of interrupts, pseudo-code
main()
      while (read reg(START TEST REG) == 0)
            sdi cycle()
      // Configure the external interrupt stimulator
      write reg(TRIGGER CTRL) // write reg(): function API written on top of set signal; see below
      write reg(PULSE WIDTH)
      for (i = 0; i < NUM INTRS; i++)
            sdi cycle(rand() % 100) // random delay of assertion
           write reg(ASSERT INTR)
           // Do not write DEASSERT REG to clear intr. Let the core clear the interupt.
           // That's the point of this test.
      // Let simulation quiesce
      sdi cycle(FINISH UP)
write reg(reg, value)
      sdi set signal(reg, value)
      sdi set (mmio wr, 1)
      sdi cycle (NUM CYCLES)
      sdi set(mmio wr, 0)
      return
```


```
// RISC-V assembly language test
#define CLEAR INTERRUPT REG 0x1000
// Initialize....
      <RTSC-V initialization>
// Tell interrupt stimulator to start
      <equivalent of write reg(TEST START)</pre>
// Loop with various instructions to be interrupted
loop:
      add
      sub
      1w
      SW
      Ιi
      wfi
      br
            loop
interrupt service routine:
      <do interrupt stuff>
      // Clear the interrupt register (if level triggered it needs to be cleared)
      <equvalent of write reg(DEASSERT INTR)>
      // Return from interrupt
```

```
// An example SDI, for verilog
// VPI code written in C
     Ouestion: should DPI be used?
function()
    forever
     // get signals at sdi interface
      for (signal list)
          vpi get signal
          sdi set signal(signal, value)
      sdi cycle()
      for (input signal list)
          sdi get signal(signal, value)
          vpi put signal
```

```
// Verilog/SystemVerilog code
interface sdi interface
     initial
           begin
           <qather signals>
           #0; #0; #0; #1; // Put at end of relax step
           end
```

## **Building Abtraction Layers**

 Many of our RISCV specs describe packets of information (messages) rather than a physical interface definition. It would be useful if we could build these messages on top of the signalling layer AND implement it as send/recv API.



## Example: e-trace spec

Table 2.1: Basic Control					
Field	W	G	RW	Rst	Description
Active	1	M	RW	0	Master enable for trace system. When 0, the trace
					system may have clocks gated off or be powered
					down, and other register locations may be inaccessible.
					Hardware may take arbitrarily long to process power-
					up or power-down and will indicate completion when
					the read value of this bit matches the value written.
teEnable	1	M	RW	0	Master trace enable. Trace can be enabled via iEn-
					able or dEnable when 1. Setting to 0 flushes any
					queued trace data to the designated sink.
iTracing	1	M	RW	0	Instruction trace enable. When 1, trace will be gener-
					ated, subject to any optional filtering. May be written
					by software, or via triggers if iTrigEnable is 1.
dTracing	1	MD	RW	0	Data trace enable. When 1, trace will be generated,
					subject to any optional filtering. May be written by
					software, or via triggers if dTrigEnable is 1.
iTrigEnable	1	O	RW	0	When 1, allows iTracing to be set or cleared by trace-
					on and trace-off Debug module triggers respectively
					(see 4.2.4).
dTrigEnable	1	OD	RW	0	When 1, allows dTracing to be set or cleared by trace-
					on and trace-off Debug module triggers respectively
. 1170 1.1			DIT		(see 4.2.4).
stallEnable	1	O	RW	0	When 0, if the encoder cannot accept trace input from
					the RISC-V hart, trace is lost, and is indicated via the
					Support trace packet (see table 7.3).
					When 1, the stall output signal is asserted to stall
					the RISC-V hart until trace can be accepted (see ta-
	4	0	R.	-	ble 4.8).  Reads as 1 when all trace has been emitted. Note: this
Empty	1	0	K	1	
					status is also indicated via the Support trace packet (see table 7.3).
ResyncMode	2	M	RW	SD	Selects the resynchronization mechanism. At least one
Resynctrode		IVI	RW	SD	non-zero mechanism must be implemented.
					0: Off
					1: Count trace packets
					2: Count clock cycles
					3: Count instruction (16-bit) half-words
ResyncMax	4	0	RW	SD	The maximum interval (in units determined by
resynciviax	1		1011	515	ResyncMode) between synchronization packets (see
					tables 7.2 and 7.3) is 2 <sup>ResyncMax + 4</sup> .
					tables 1.2 and 1.3) is 2

#### 7.2 Format 3 subformat 0 - Synchronisation

This packet contains all the information the decoder needs to fully identify an instruction. It is sent for the first traced instruction (unless that instruction also happens to be the first in an exception handler), and when resynchronization has been scheduled by expiry of the resynchronisation timer.

Table 7.1: Packet format 3, subformat 0

Field name	Bits	Description
format	2	11 (sync): synchronisation
subformat	2	00 (start): Start of tracing, or resync
branch	1	Set to 0 if the address points to a branch instruction,
		and the branch was taken. Set to 1 if the instruction
		is not a branch or if the branch is not taken.
privilege	$privilege\_width\_p$	The privilege level of the reported instruction
time	$time\_width\_p \text{ or } 0 \text{ if}$	The time value.
	$notime\_p$ is 1	
context	context_width_p, or	The instruction context.
	0 if $nocontext\_p$ is 1	
address	$iaddress\_width\_p$ -	Full instruction address. Address alignment is deter-
	$iaddress\_lsb\_p$	mined by $iaddress\_lsb\_p$ Address must be left shifted
		in order to recreate original byte address.