

Meeting minutes are in the speaker notes for the relevant slide



Attendees: see screenshot on the agenda slide



### Only RISC-V Members May Attend

- Non-members are asked to please leave except for Joint Working Groups (JWG).
- Members share IP protection by virtue of their common membership agreement. Nonmembers being present jeopardizes that protection. <u>Joint working groups</u> (JWG) agree that any IP discussed or worked on is fully open source and unencumbered as per the policy.
- It is easy to become a member. Check out riscv.org/membership
- If you need work done between non-members or or other orgs and RISC-V, please use a
  joint working group (JWG).
  - o used to allow non-members in SIGs but the SIGs purpose has changed.
- Please put your name and company (in parens after your name) as your zoom name. If you are an individual member just use the word "individual" instead of company name.
- Non-member guests may present to the group but should only stay for the presentation. Guests should leave for any follow on discussions.



### **Antitrust Policy Notice**

RISC-V International meetings involve participation by industry competitors, and it is the intention of RISC-V International to conduct all its activities in accordance with applicable antitrust and competition laws. It is therefore extremely important that attendees adhere to meeting agendas, and be aware of, and not participate in, any activities that are prohibited under applicable US state, federal or foreign antitrust and competition laws.

Examples of types of actions that are prohibited at RISC-V International meetings and in connection with RISC-V International activities are described in the RISC-V International Regulations Article 7 available here: https://riscv.org/regulations/

If you have questions about these matters, please contact your company counsel.



### **Collaborative & Welcoming Community**

RISC-V is an open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

We are a transparent, collaborative community where all are welcomed, and all members are encouraged to participate. We are a continuous improvement organization. If you see something that can be improved, please tell us. <a href="help@riscv.org">help@riscv.org</a>

We as members, contributors, and leaders pledge to make participation in our community a harassmentfree experience for everyone.

https://riscv.org/community/community-code-of-conduct/



#### Conventions



- For one hour meetings, please start at 5 after the start time in order to allow people going to other meetings have time for a short break between meetings. 30 minute meetings start on time.
- Unless it is a scheduled agenda topic, we don't solve problems or detailed topics in most
  meetings unless specified in the agenda because we don't often have enough time to do so and
  it is more efficient to do so offline and/or in email. We identify items and send folks off to do the
  work and come back with solutions or proposals.
- If some policy, org, extension, etc. can be doing things in a better way, help us make it better. Do not change or not abide by the item unilaterally. Instead let's work together to make it better.
- Please conduct meetings that accommodates the virtual and broad geographical nature of our teams. This includes meeting times, repeating questions before you answer, at appropriate times polling attendees, guide people to interact in a way that has attendees taking turns speaking, ...
- Where appropriate and possible, meeting minutes will be added as speaker notes within the slides for the Agenda

## Charter

Full verbiage is here. Key points:

The goal for the DTPM SIG shall be to define a strategy to establish specifications and guidelines for the interfaces, transports, and other pieces of the SoC infrastructure


The DTPM SIG shall focus on the following areas:

- . Standard programming interface to aid interoperability
- Protocols and formats for debug/trace/performance-monitoring encapsulation
- Unified security architecture for debug/trace
- Cables and connectors
- · Debug, Trace, and SoC performance monitoring features

The DTPM SIG shall work on a gap analysis by starting with a lay of the land review on RVI debug, trace, SoC performance-monitoring capabilities



## **TG Status - Debug**



- Still shooting for Q2 for ratification
- Several minor follow-on items deferred to v1.1:
  - #562, let the debugger flush caches when there is no program buffer
  - #390, optionally don't reset debug CSRs during reset



## N-Trace Status (part 1)

Nexus TG was following full, ambitious and wide agenda:

The following parts of Nexus specification will be addressed:

- · Nexus compatible trace encoding
- Trace control
- · Trace configuration
- . On-chip and off-chip trace routing
- · Physical trace connector options

This group will not address the debug part of the Nexus standard.

#### Nexus TG Group clearly wants to ratify all 'components' together

- It was key ambition to provide full end-to-end-trace, consistent and integrated solution
- During development of this standard, I've seen several implementations based on preliminary material.

#### Trace Connectors ('practically frozen')

- Based on updated (by Nexus TG request!) MIPI standard (+ small Arm-compatible extension).
- Fully compatible with RISC-V Debug Connectors (pure extensions).
- Unchanged for long time (some formatting and unification changes still possible).
- Lauterbach (key player in high-end trace) contributed significantly. Myself as well (when I was with IAR there).
- Several trace probe vendors OK-ed the spec already

Robert Chyla

### N-Trace Status (part 2)

The following parts of Nexus specification will be addressed:

- · Nexus compatible trace encoding
- Trace control
- · Trace configuration
- . On-chip and off-chip trace routing
- · Physical trace connector options

This group will not address the debug part of the Nexus standard.

- Official TG agenda (as a reminder ...) in the upper right corner ...
- Control, Configuration, On-chip, off-chip trace routing ('practically frozen')
  - It was the biggest 'headache' from many reasons:

    - Desire to make it 100% shared with E-Trace
      E-Trace in meantime went through data trace ratification (I on purpose slow-down on N-Trace MESSAGES to NOT create 'mixed feeling' in
    - Agreed (but a bit late...) discussion/decision to spit into separated IP blocks (for easier SoC integration).
    - A lot of ADOC formatting, housekeeping and learning curve (diagrams, tables, etc.).
    - Original, donated specification was NOT designed as guide for implementation, so a lot of clarifications were necessary.
  - No significant changes/notes for some time
    - Markus from Lauterbach from tools perspective and Iain from E-Trace angle were contributing and validating a lot (big thanks ©!)
    - Some new active members (from IP side) as well (more clarifications)
  - This is a standard for 'years to come', so should NOT be rushed.
- Messages ('in working state')
  - It was pushed as 'last-item' as it is easiest and least 'externally sensitive' and 'easy to agree' part of specification.
    - Messages (and fields) are 'taken' from Nexus standard 'as-is'
  - Reference encode and decoder as well as preliminary ADOC with messages were NOT changed for long time.
    - Reference code included 'machine-readable' pseu oof RISC-V messages (fully Nexus compliant!)
  - Now ADOC is being 'converted' into RISC-V Style PDFs
  - Some clarifications are still needed, but basically this is fully 'defined' by Nexus, reference encoder/decoder/dumper and ADOC as well.
  - Nexus is flexible and extensible format, but with 'default profile', it provides better than 'good enough' compression.

Robert Chyla

### N-Trace Status (part 3)

The following parts of Nexus specification will be addressed:

- · Nexus compatible trace encoding
- Trace control
- · Trace configuration
- . On-chip and off-chip trace routing
- · Physical trace connector options

This group will not address the debug part of the Nexus standard.

- Official TG agenda (as a reminder ...) in the upper right corner ...
- Proof of Concept and Reference implementation[s]
  - Original version of trace control (so called 'version 0' has several implementations in silicon it is NOT only SiFive).
  - Current version can be considered as 'extension' of original donated by SiFive
  - Reference encode/decoder provided long time ago (when I was with IAR).
    - That reference was used by others to do own N-Trace imple
  - Recently slightly refreshed to run test used by E-Trace during ratification.
    - TODO: Need to find a way to not duplicate ELF files from E-Trace (update script ...).
- Amount of work left and formal steps
  - I estimate 3 to 4 weeks of work (TG is meeting weekly) to have 'message PDF' completed.
    - Other PDFs are 'practically frozen', so we can focus. Vice chair (Jay from NXP is an expert on Nexus messages).

    - I created infrastructure to generate PDFs easily.

      With so good compressions, we will NOT went into area of optimizing encoding too much. It will provide some gain, but it is NOT needed.
    - We can always create another revision (only addressing more optimal encoding)
  - I am preparing formal 'Ratification Plan' (only recently I have to admit but planning principles were also evolving ...)
    - Preparing a plan sooner would NOT make much difference as key components were 'floating' now there is no 'unknowns' ahead
    - I am personally far from pushing for 'impossible deadline', but I am rather seeking completeness, uniformity and excellence
    - Again this is a spec for years to come!
  - I want to seek formal ratification (of entire package) in Q1 202

    This is non-ISA specification, so formal steps are easier and shorter!

  - IMO there is no need for any waivers (reference implementations both in SW and in IP are already available)

Robert Chyla

	.d A	В	С	D	E		G H		J K	L	M	N	0	P	Q	R	
	1			t=HTM + R				Ratio	InstrCnt	Tetaca.				turn address stack) With Hdr1 Bits/hdr1			
Trace Compression Comparison	2 Name	Bytes	MsgCnt	Bytes/msg	InstrCnt	Bits/inst	With Hrd	With Hrd2	_		Payload					Bits/hc	
(recent)	3 br Jasm	Timer inter	rupts						10027	802			2438		3240	2.	
These are Preliminary!	4 coremark	1497855	224644	6.67			935		33399232	256974		1.00			1654801	0.	
<ul> <li>I included row/column for</li> </ul>	5 dhrystone	44157	8041	5.49	215010	1.643	819		215015	8960		-			44839	_ L	
easier reference	6 embench-aha-mont64	108591	15698	6.92		0.191	969		4541666	17662					122281	0.	
• 'embench-' tests are real-	7 embench-crc32	3290	694 51664			0.007	139959	19584%	4028862	197016					690387	1	
life programs, but average is	8 embench-cubic	366621		7.10		0.380	869		7724342	57853 12943					373638	0.	
nearly the same	9 embench-edn 10 embench-huffbench	80683	11504	7.01	3493777			82%	3493782	18714					66140	0.	
Average is about 0.36	11 embench-matmult-int	116641 92476	16675	6.99 7.00	2891806		935		2461122	18714		0.29			127365	0.	
bits/instr. (both E-Trace and		22.11.0	37878				827		2891811	42615		0.17					
N-Trace). It means that	12 embench-minver	260604		6.88	2620515				2620520	42613 56604					258967	0.	
1GHz core with 1 IPC, will	13 embench-nbody	354340 17481	50579 2466	7.01	6394542 4523969		889 959		6394547 4523974			0.320			369054 19484	0.	
	14 embench-nettle-aes 15 embench-nettle-sha256	17661	2866	6.16			765		3874839	3226					19464	0.	
produce 360Mbps of trace	16 embench-nettie-snazoo	173916	24848	7.00	2241141	0.621	979		2241146	27899					197290	0.	
(45MB/s).		109997	15432	7.13	4012848		695	85%	4012853	17255		0.30			93172	0.	
This bandwidth is	17 embench-picojpeg 18 embench-grduino	126037	18037	6.99	3426824		925		3426829	20218		0.11			93172	0.	
EXCELLENT	19 embench-sglib-combined	200093	27606	7.25	2269619		939		2269624	34910					220558	0.	
<ul> <li>Mictor connector</li> </ul>	20 embench-sire	269441	39637	6.80	2622477		849		2622482	44636					270071	0.	
is capable of	21 embench-st	302136	42576	7.10	4412657	0.548	859		4412662	49692		0.37			307695	0.	
12.6Gbps	22 embench-statemate	82615	11805	7.00			849		1038140	13282					82384		
bandwidth!	23 embench-ud	28190	4453		1277146		949		1277151	5012					31523	0.	
<ul> <li>MIPI20 connector</li> </ul>	24 emberich-wikisort	244839	40063	6.11			825		2346534						245973	0.	
has 1.6Gbps (4	25 hello world	PK loader	For later?	0.11	234032	0.033	047	100%	358426	14343		0.690			59587		
cores!)	26 median	1565	247	6.34	15010	0.834	835	101%	15015	277					5 1584	0.	
IMPORTANT: Both N-Trace	27 mm	5359	809	6.62			675		297038	909		0.07	2001		4509	0.	
and E-Trace on 'default'	28 mt-matmul	2892	463	6.25	41445		685		41454	522				-	2496	0.	
settings and both will do	29 mt-yvadd	6295	1000	6.29	61067		669		61072	1126					7 5301	0	
better using return stack	30 multiply	4601	768	5.99			685		55016	862					3991	0.	
compression.	31 new hw	PK loader		3,33	3001	0.003	007	0776	356199	14285					59398	1	
<ul> <li>Some unusual Bits/inst</li> </ul>	32 pmp	Tran handle	ers.						1110463	11047					76994	0	
values should be looked at	33 gsort	14494	2097	6.91	235010	0.493	865	102%	235015	2351					14741	0.	
and understood.	34 rsort	4910	729				635		375016	812					3892	0.	
I want to trace full Linux	35 spmy	1896	296		70010		945		70015	331					2113	0.	
boot – this will be ultimate	36 towers	1811	354		15011	0.965	779	99%	15016	396	1007	0.536	1403	0.74	1799	0.	
'real-life' program!	37 vvadd	880	148		10011		709		10016	164			619	0.49	783	. 0	
Compression is APP and	38 xrle	3389	485				745		164959	546					3056	0	
compiler-dependent ⊗	39 Embench sum & average	2955652	427695		66202791	0.357	1035	126%	66202886		2355354	0.285			3719258	0	
(lower IPC, the better!).	40 All sum & average	4545756	667776		101156610	0.360	1015	122%	102991880	ř.	3669064	0.285		0.36	5662382	0	
(-11-11-1)	41 TODO (in N-Trace refcode) 43	<- To be fixed and hand-checked PK loader <- Test is using PK loader (ELF is incomplete)							N-Trace is self-synchronizing (start/stop message can be detected). E-Trace needs syncs.  E-Trace requires packet size (1 byte at least as defined by the spec). This is "With Hdrs".								
	44 45	- 125 Comp. Interest (Ed. Ontomplette)							ATB (Arm Trace Bus) will add 1 byte extra for every source switch event. This is 'With Hdr.'  ATB (Arm Trace Bus) will add 1/16=6.25% ID-handling fixed overhead (even for single har								

Preliminary data from Robert

### Maintenance

- eTrace:
  - Clarifications on push/pop support for data trace agreed with requestor (Seagate)
    - Examples added to section 4.3 and pull request made
       No functional change

    - Not merged to main yet. Wait for...
  - Need to remove register descriptions and cross-reference common-control when it is frozen
  - Corner-case bug in reference encoder model found, fixed, regressed and merged



### **Proposed Next Focus Areas**

- Trace
  - eTrace packet encapsulation for transport
    - I propose we form a task group to define this
    - eTrace vector extension support
      - I believe nothing is needed for instruction trace
      - Data trace may require additional packet formats needs further discussion
- Competitive analysis of debug/trace features from different architectures
  - Any volunteers?
- Debug Authorisation framework
  - Some discussions underway...
    - Various debug levels End-User, Expert or OEM, etc.
    - · How do we authorize different levels?
    - o Root of trust being established to debug and identify if debug is enabled on a platform
    - · What can be part of debug vs what cannot be part of debug?
    - Virtualization for trace to memory



- No disagreement with proposal to start encapsulation TG. Iain to discuss with Ved/Gadge
  - Markus: are we looking into MIPI Encapsulation Specification (TWP) for Packet Encapsulation
    - Enrico: Specification is available and there is agreement with RISC-V to share specifications
    - Markus: this will be the TWP protocol and being used by others
    - Enrico: MIPI TWP: <a href="https://www.mipi.org/specifications/twp">https://www.mipi.org/specifications/twp</a>
    - Iain: Will consider the MIPI spec for the TG
  - Markus: Emphasis will be for TWP and is being used for many years
    - Enrico: can help with legal issues if required
    - lain: There maybe licensing issues
      - Enrico: can talk through those issues and have MIPI clarify the details and take away the barrier
- Niranjan: Do we need to have a separate section for Vector Instructions
  - lain: Extensions are supported in the spec and hence no need to clarify more at this time
  - lain: Data trace is
  - Paul: Vector load can load 100s of independent element and there is a page fault;
     There is possibility of partially completed instruction
    - lain: There will be need to clarify details around this topic and will happen offline

## Gap AnalysisBacklog

- Trace
  - cycle accurate
  - trace to memory
- Performance counting
  - Collaborate with <u>Perf Analysis SIG</u> as required
- Remote Telemetry
- Self hosted debug
- Debug spec, post ratification:
  - Vector extension impact
  - Couple of minor issues deferred (see slide 9)
- Alternatives to GDB with multi-core support



- Beeman: Perf Analysis SIG looking at ISA but will need more collaboration with DTPM when extending to SoC
- Robert: Self hosted debug is being discussed in Debug TG (Tim & Paul)
  - Paul: There is a demo but need more information on requirements
  - Robert, Iain: Need to have more clarity on what is being discussed and bring it into DTPM SIG

# Future Meetings / AOB

- Monthy from now on 2<sup>nd</sup> Wednesday of each month
- AOB



