The V extension supports all vector integer single-width and widening reduction operations (Sections <u>Vector Single-Width Integer Reduction Instructions</u>, <u>Vector Widening Integer Reduction Instructions</u>).

The V extension supports all vector mask instructions (Section <u>Vector Mask Instructions</u>).

The V extension supports all vector permutation instructions (Section <u>Vector Permutation Instructions</u>).

The V extension depends upon the F and D extensions, and implements all vector floating-point instructions (Section <u>Vector Floating-Point Instructions</u>) for floating-point operands with EEW=32 or EEW=64 (including widening instructions and conversions between FP32 and FP64). Vector single-width floating-point reductions (<u>Vector Single-Width Floating-Point Reduction Instructions</u>) for EEW=32 and EEW=64 are supported as well as widening reductions from FP32 to FP64.

Note As is the case with other RISC-V extensions, it is valid to include overlapping extensions in the same ISA string. For example, RV64GCV and RV64GCV\_Zve64f are both valid and equivalent ISA strings, as is RV64GCV\_Zve64f\_Zve32x\_Zvl128b.

## 18.4. Zvfhmin: Vector Extension for Minimal Half-Precision Floating-Point

The Zvfhmin extension provides minimal support for vectors of IEEE 754-2008 binary16 values, adding conversions to and from binary32. When the Zvfhmin extension is implemented, the vfwcvt.f.f.v and vfncvt.f.f.w instructions become defined when SEW=16. The EEW=16 floating-point operands of these instructions use the binary16 format.

The Zvfhmin extension depends on the Zve32f extension.

## 18.5. Zvfh: Vector Extension for Half-Precision Floating-Point

The Zvfh extension provides support for vectors of IEEE 754-2008 binary16 values. When the Zvfh extension is implemented, all instructions in Sections <u>Vector Floating-Point Instructions</u>, <u>Vector Single-Width Floating-Point Reduction Instructions</u>, <u>Vector Widening Floating-Point Reduction Instructions</u>, <u>Vector Floating-Point Move Instruction</u>, <u>Vector Floating-Point Slide1up Instruction</u>, and <u>Vector Floating-Point Slide1down Instruction</u> become defined when SEW=16. The EEW=16 floating-point operands of these instructions use the binary16 format.

Additionally, conversions between 8-bit integers and binary16 values are provided. The floating-point-to-integer narrowing conversions (vfncvt[.rtz].x[u].f.w) and integer-to-floating-point widening conversions (vfwcvt.f.x[u].v) become defined when SEW=8.

The Zvfh extension depends on the Zve32f and Zfhmin extensions.

Requiring basic scalar half-precision support makes Zvfh's vector-scalar instructions substantially more useful. We considered requiring more complete scalar half-precision support, but we reasoned that, for many half-precision vector workloads, performing the scalar computation in single-precision will suffice.