



IOPMP Task Group Meeting

January 5, 2023

[Video link](#)

Agenda

- Fixed IOPMP entries:
 - Channing brings us Nvidia's proposal.
- Atomicity:
 - SID-stall-bypass
 - Agree with the per-MD scheme to stall SID?

Only RISC-V Members May Attend

- Non-members are asked to please leave except for Joint Working Groups (JWG).
- Members share IP protection by virtue of their common membership agreement. Non-members being present jeopardizes that protection. [Joint working groups](#) (JWG) agree that any IP discussed or worked on is fully open source and unencumbered as per the policy.
- It is easy to become a member. Check out riscv.org/membership
- If you need work done between non-members or or other orgs and RISC-V, please use a joint working group (JWG).
 - used to allow non-members in SIGs but the SIGs purpose has changed.
- Please put your name and company (in parens after your name) as your zoom name. If you are an individual member just use the word “individual” instead of company name.
- Non-member guests may present to the group but should only stay for the presentation. Guests should leave for any follow on discussions.

Antitrust Policy Notice

RISC-V International meetings involve participation by industry competitors, and it is the intention of RISC-V International to conduct all its activities in accordance with applicable antitrust and competition laws. It is therefore extremely important that attendees adhere to meeting agendas, and be aware of, and not participate in, any activities that are prohibited under applicable US state, federal or foreign antitrust and competition laws.

Examples of types of actions that are prohibited at RISC-V International meetings and in connection with RISC-V International activities are described in the RISC-V International Regulations Article 7 available here: <https://riscv.org/regulations/>

If you have questions about these matters, please contact your company counsel.

Collaborative & Welcoming Community

RISC-V is an open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

We are a transparent, collaborative community where all are welcomed, and all members are encouraged to participate. We are a continuous improvement organization. If you see something that can be improved, please tell us. help@riscv.org

We as members, contributors, and leaders pledge to make participation in our community a harassment-free experience for everyone.

<https://riscv.org/community/community-code-of-conduct/>

Conventions

- **For one hour meetings, please start at 5 after the start time** in order to allow people going to other meetings have time for a short break between meetings. 30 minute meetings start on time.
- Unless it is a scheduled agenda topic, we don't solve problems or detailed topics in most meetings unless specified in the agenda because we don't often have enough time to do so and it is more efficient to do so offline and/or in email. We identify items and send folks off to do the work and come back with solutions or proposals.
- If some policy, org, extension, etc. can be doing things in a better way, help us make it better. Do not change or not abide by the item unilaterally. Instead let's work together to make it better.
- Please conduct meetings that accommodates the virtual and broad geographical nature of our teams. This includes meeting times, repeating questions before you answer, at appropriate times polling attendees, guide people to interact in a way that has attendees taking turns speaking, ...
- Where appropriate and possible, meeting minutes will be added as speaker notes within the slides for the Agenda

Zoom Translated Captions


Step 1: Select **Show Captions** in the Zoom Meeting Window

- Tip: For smaller windows, this may be under More > Captions

Step 2: Ensure Speaking language is set to English. Under **Translate To**, select your desired output language.

Step 3 (optional): Under the Captions menu, select **View Full Transcript** (this will enable to you see captions in their full context)

Questions? Please email help@riscv.org



Agenda

- Fixed IOPMP entries:
 - Channing brings us Nvidia's proposal.
- Atomicity:
 - SID-stall-bypass
 - Agree with the per-MD scheme to stall SID?

Refresher: Fixed IOPMP Entries

- An IOPMP may have fixed (non-programmable) entries because some regions may
 - Occupy fixed space and be granted none or all, and/or
 - Have fixed directions (R/W/X).
- Fixed entries could save gate-counts and prevent programming mistakes
- Fixed entries typically used in
 - Peripheral MMIO space, ROM space, etc.
- However, we may need some guard lines or suggestions when using fixed entries
 - To ensure those fixed entries secured (not overwritten), and/or
 - To make those entries detectable.

Agenda

- Fixed IOPMP entries:
 - Channing brings us Nvidia's proposal.
- Atomicity:
 - SID-stall-bypass
 - Agree with the per-MD scheme to stall SID?

SID-Stall-Prevention Register, SIDSPR

00: no-op, but set SID for later read

10: **set** stall-bypass bit for a specific **SID**

01: **clean** stall-bypass bit for a specific **SID**


11: reserved



One write to SIDSPR updates one stall-bypass bit.

SID-Stall-Prevention Register, SIDSPR

To readback a stall-bypass bit, one should set SID field first and then read SIDSPR. (1 write + 1 read)



SID-Stall-Bypass

- Main idea of SIDSPR:
 - A single register, SIDSPR, to operate 1 SID's bypass-bit each time.
 - One should use SIDSPR multiple times to program all bypass-bits.
 - Bypass bits are not intent to be updated in a high frequency, and
 - SIDSPR occupies a constant space regarding the number of SIDs.
 - If it is not implemented, SIDSPR should be WARZ.
- Usage/programming model:
 - At boot-time, or when a device, e.g., video control, is claimed/disclaimed to bypass all stalls in an IOPMP:
 - Write SIDSPR once for a device
 - On programming IOPMP:
 - Do not need to care about SIDSPR

In a low frequency, or only once

higher frequent

Per-MD Stall Scheme

- After plus the SID-Stall-Bypass, any typical use case is not covered?
- Please post your case!
- If no more new cases, can we close “per-MD Stall Scheme” by February?



Thank You

