



# WebRISC-V: a 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes

# Roberto Giorgi<sup>1,2</sup> and Gianfranco Mariotti<sup>1</sup>

<sup>1</sup> Department of Information Engineering and Mathematics, University of Siena - Italy

<sup>2</sup> Barcelona Supercomputing Center (BSC) - Spain

giorgi@unisi.it mariotti@diism.unisi.it


# Motivation

Contributing to the RISC-V acceptance in the Computer Architecture education communities by smoothing the migration from MIPS to RISC-V in classes, through the creation of a simple and easily accessible tool to test RISC-V programs on a pipelined processor

# Achievements


- WebRISC-V is released as open source under the permissive BSD license [1]; it is possible to test it online at <http://www.dii.unisi.it/~giorgi/WebRISC-V>
  - WebRISC-V was first presented in Phoenix, AZ, USA at the WCAE @ ISCA 2019, it is Open Access on the ACM digital library [2] and it continues to evolve!

# WebRISC-V



- WebRISC-V focuses on a subset of the ISA big enough for the execution of most common algorithms
  - WebRISC-V is a 64-bit simulator: it implements the RV64I base part and the RV64M extension [5]

# Executing a simple example



Instruction	CPU Cycles											
	1	2	3	4	5	6	7	8	9	10	11	12
Addi s0, x0, 1	F	D	X	M	W							
Addi s1, x0, 5		F	D	X	M	W						
Addi t0, x0, 1			F	D	X	M	W					
eq t0, s0, 104				F	-	D	X	M	W			
ddi s2, x0, 10					F	D	X	M	W			
Jal x0, 56						F	D	X	M	W		
Add s3, s1, s2							F	D	X	M	W	

# References

- [1] G. Mariotti and R. Giorgi, "WebRISC-V" : <https://github.com/Mariotti94/WebRISC-V>
  - [2] G. Mariotti and R. Giorgi, "WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment", 2019
  - [3] K. Asanovic, "RISC-V State of the Union", RISC-V Workshop, Zurich, 11 June 2019.
  - [4] C. Redmond, "Guiding the Future of RISC-V", RISC-V Workshop, Zurich, 11 June 2019.
  - [5] D. A. Patterson and J. L. Hennessy, "Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 1st ed.", 2017
  - [6] H. Grunbacher and H. Khosravipour, "WinDLX and MIPSIM pipeline simulators for teaching computer architecture", 1996
  - [7] G. C. R. Sales, M. R. D. Araújo, F. L. C. Pádua, and F. L. Correa Júnior, "MIPS X-Ray: A plug-in to MARS simulator for datapath visualization", 2015
  - [8] B. Nova, J. C. Ferreira, and A. Araújo, "Tool to support computer architecture teaching and learning", 2013
  - [9] J. C. de Oliveira Quintas, "Mipster32: A 32 bit MIPS Simulator", 2017
  - [10] A. Gersnoviez, M. Brox, M. A. Montijano, J. A. Sújar, and C. D. Moreno, "UCOMIPSIM 2.0: Pipelined MIPS Architecture Simulator", 2018
  - [11] M. T. Kabir, M. T. Bari, and A. L. Haque, "ViSiMIPS: Visual simulator of MIPS32 pipelined processor", 2011
  - [12] A. Stojkovic, J. Djordjevic, and B. Nikolic, "WASP: A Web-Based Simulator for an Educational Pipelined Processor", 2007
  - [13] I. Branovic, R. Giorgi, and E. Martinelli, "WebMIPS: A New Web-Based MIPS Simulation Environment for Computer Architecture Education", 2004
  - [14] M. B. Petersen, "Pinos" : <https://github.com/morthbotnet/Pinos>

# Acknowledgements

This work is partly funded by the Barcelona Zettascale Laboratory, promoted by the Spanish Ministry for Digital Transformation and the Civil Service, within the framework of the Recovery, Transformation and Resilience Plan - Funded by the European Union - NextGenerationEU and via the PNRR M4C2-Inv1.4 Italian Research Center on High-Performance Computing, Big-Data and Quantum Computing, cascade funding project EDGE-ME, MUR-ID: CN0000013.)