


HADES-V

Learning by Puzzling: A Modular Approach to RISC-V Processor Design Education

Tobias Scheipel, David Beikircher, Florian Riedl

Institute of Technical Informatics, Graz University of Technology
tobias.scheipel@tugraz.at

Ever thought about developing a processor from scratch and bringing it to life on an FPGA? With HADES-V, you'll delve into hardware design and create your own pipelined 32-bit RISC-V processor, mastering efficient computing principles and practical FPGA implementation.



```
SV fetch_stage.sv
1 module fetch_stage (
2   input logic clk,
3   input logic rst,
4
5   // Memory interface
6   wishbone_interface.master wb,
7
8   // Output data
9   output logic [31:0] instruction_reg_out,
10  output logic [31:0] program_counter_reg_out,
11
12 // Pipeline control
13 output pipeline_status::forwards_t status_forwards_out,
14  input pipeline_status::backwards_t status_backwards_in,
15  input logic [31:0] jump_address_backwards_in
16 );
17
18 // TODO: Delete the following line and implement this module.
19 ref_fetch_stage golden(.*);
20
21 endmodule
```

Key Features & Approach

- **Jigsaw Puzzle Methodology:**
 - Modular Pipeline Stages (IF, ID, EX, MEM, WB) built one at a time.
 - Golden References (precompiled Verilator [1] libraries) for validation.
- **Hands-On Tools:**
 - SystemVerilog for hardware description.
 - Verilator [1] & GTKWave [4] for simulation.
 - AMD Vivado [2] for synthesis on Basys3 [3] board.
- **Open Educational Resource (OER):**
 - **Instruction Guide** [5] and open-source **Code Template** [6].
 - Material licensed under CC BY 4.0 and MIT licenses.
→ Encourages global collaboration.

Didactical Structure

- **Incremental Modules:** Students tackle increasing complexity without being overwhelmed.
- **Collaborative Learning:** Peer reviews, group discussions, online chat room, and project showcases.
- **Real-World Implementation:** Final designs synthesized on an FPGA, subsequently reinforcing HW/SW co-design.
- **Creativity Incentive:** The HADES-V Award for standout implementations and custom extensions.


Testing & Assessment

- GIT-based test system PERSEPHONE.
- Automated grading and detailed student performance insights.
- Immediate feedback via pass/fail test outputs.
→ debugging, iterative refinement, and solution ownership.

The screenshot shows a web-based interface for testing the Fetch Stage and Decode Stage of the HADES-V processor. It includes sections for Testcase Results, Tested Commit Information, and tables for signal values and expected values.

Bibliography

- [1] Wilson Snyder. Verilator. <https://verilator.org/>.
- [2] Advanced Micro Devices, Inc. Vivado Design Suite. <https://www.xilinx.com/support/download.html>.
- [3] Basys 3 Reference Manual. Digilent, Inc. <https://reference.digilentinc.com/reference/programmable-logic/basys-3/reference-manual>.
- [4] Tony Bybell. GTKWave. <https://gtkwave.sourceforge.net/>.
- [5] Tobias Scheipel, David Beikircher, Florian Riedl. Microcontroller Design, Lab: HaDes-V Instruction Guide. <https://doi.org/10.3217/nytm4-grv34>.
- [6] Tobias Scheipel, David Beikircher, Florian Riedl. HaDes-V Template Repository. <https://github.com/tscheipel/HaDes-V>.



This poster is licensed under CC BY 4.0 International.
<https://creativecommons.org/licenses/by/4.0/>
Tobias Scheipel, David Beikircher, Florian Riedl
TU Graz 2025
<https://www.scheipel.com/oer>

