


CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture


Riccardo Tedeschi¹, Gianmarco Ottavi¹, Côme Allart^{2,3}, Nils Wistoff⁴, Zexin Fu⁴, Filippo Grillotti⁵, Fabio De Ambroggi⁵, Elio Guidetti⁵, Jean-Baptiste Rigaud³, Olivier Potin³, Jean Roch Coulon², César Fuguet⁶, Luca Benini^{1,4}, Davide Rossi¹

University of Bologna, Italy¹
Mines Saint-Etienne, France³
STMicroelectronics, Italy⁵

Thales DIS, France²
ETH Zürich, Switzerland⁴
Inria, France⁶



Introduction: RISC-V high-performance open cores



- The growing demand for autonomy in critical fields like automotive, industrial automation, and aerospace is driving the need for high-performance CPUs

Introduction: RISC-V high-performance open cores



- The growing demand for autonomy in critical fields like automotive, industrial automation, and aerospace is driving the need for high-performance CPUs
- An increasing number of open-source RISC-V cores are targeting high-performance applications, including BlackParrot, BOOM, XiangShan, and Xuantie C910

Introduction: RISC-V high-performance open cores



- The growing demand for autonomy in critical fields like automotive, industrial automation, and aerospace is driving the need for high-performance CPUs
- An increasing number of open-source RISC-V cores are targeting high-performance applications, including BlackParrot, BOOM, XiangShan, and Xuantie C910

CVA6¹ is a configurable **64/32 bit RISC-V core** originally developed by the **PULP Platform** and now maintained by **OpenHW Group** with the support of **multiple industrial and academic partners**:

¹F. Zaruba, "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology", IEEE VLSI, 2019

Introduction: RISC-V high-performance open cores



- The growing demand for autonomy in critical fields like automotive, industrial automation, and aerospace is driving the need for high-performance CPUs
- An increasing number of open-source RISC-V cores are targeting high-performance applications, including BlackParrot, BOOM, XiangShan, and Xuantie C910

CVA6¹ is a configurable **64/32 bit RISC-V core** originally developed by the **PULP Platform** and now maintained by **OpenHW Group** with the support of **multiple industrial and academic partners**:

- **6-stage pipeline:** two-stage Instruction Fetch (IF), Instruction Decode (ID), Instruction Issue (IS), Instruction Execute (IE), and Writeback (WB)

¹F. Zaruba, "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology", IEEE VLSI, 2019

Introduction: RISC-V high-performance open cores



- The growing demand for autonomy in critical fields like automotive, industrial automation, and aerospace is driving the need for high-performance CPUs
- An increasing number of open-source RISC-V cores are targeting high-performance applications, including BlackParrot, BOOM, XiangShan, and Xuantie C910

CVA6¹ is a configurable **64/32 bit RISC-V core** originally developed by the **PULP Platform** and now maintained by **OpenHW Group** with the support of **multiple industrial and academic partners**:

- **6-stage pipeline:** two-stage Instruction Fetch (IF), Instruction Decode (ID), Instruction Issue (IS), Instruction Execute (IE), and Writeback (WB)
- **In order dispatch, out of order completion, in order commit**

¹F. Zaruba, "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology", IEEE VLSI, 2019

Background: from CVA6 to CVA6S



CVA6 IPC (Instructions Per Clock) is constrained by its simple, scalar in-order front-end microarchitecture

²C. Allart, "[Using a Performance Model to Implement a Superscalar CVA6](#)", ACM CF'24

Background: from CVA6 to CVA6S



CVA6 IPC (Instructions Per Clock) is constrained by its simple, scalar in-order front-end microarchitecture



CVA6S² is the superscalar dual-issue version of CVA6 by Thales, making the core suitable for more demanding workloads

²C. Allart, "Using a Performance Model to Implement a Superscalar CVA6", ACM CF'24




Background: from CVA6 to CVA6S

CVA6 IPC (Instructions Per Clock) is constrained by its simple, scalar in-order front-end microarchitecture



CVA6S² is the superscalar dual-issue version of CVA6 by Thales, making the core suitable for more demanding workloads



- ×2 instruction fetch width
- ×2 decoding and issue logic
- Secondary ALU


²C. Allart, "Using a Performance Model to Implement a Superscalar CVA6", ACM CF'24

Contribution: from CVA6S to CVA6S+



We present **CVA6S+**, which builds on the CVA6S microarchitecture with key enhancements aimed at further boosting performance:


Contribution: from CVA6S to CVA6S+



We present **CVA6S+**, which builds on the CVA6S microarchitecture with key enhancements aimed at further boosting performance:

→ Register renaming

Contribution: from CVA6S to CVA6S+



We present **CVA6S+**, which builds on the CVA6S microarchitecture with key enhancements aimed at further boosting performance:

- Register renaming
- Improved branch predictor

Contribution: from CVA6S to CVA6S+



We present **CVA6S+**, which builds on the CVA6S microarchitecture with key enhancements aimed at further boosting performance:

- Register renaming
- Improved branch predictor
- ALU-ALU forwarding

Contribution: from CVA6S to CVA6S+



We present **CVA6S+**, which builds on the CVA6S microarchitecture with key enhancements aimed at further boosting performance:

- Register renaming
- Improved branch predictor
- ALU-ALU forwarding
- FPU integration in superscalar mode



Contribution: from CVA6S to CVA6S+

We present **CVA6S+**, which builds on the CVA6S microarchitecture with key enhancements aimed at further boosting performance:

- Register renaming
- Improved branch predictor
- ALU-ALU forwarding
- FPU integration in superscalar mode


Moreover, we integrate and evaluate CVA6S+ with the the OpenHW Core-V High-Performance L1 Data Cache (**HPDCache**)

CVA6S: the baseline



Wider

Bigger




CVA6S: the baseline



Wider

Bigger




FPU support was out of scope for CVA6S

CVA6S: the baseline



Wider

Bigger




FPU support was out of scope for CVA6S

CVA6S: performance analysis



The evaluation is based on
the Embench-IoT suite




CVA6S: performance analysis




The evaluation is based on the **Embench-IoT** suite



Branch mispredictions cause the instruction queue to be **empty**



CVA6S: performance analysis



The evaluation is based on the **Embench-IoT suite**




Branch mispredictions cause the instruction queue to be **empty**



Use a **better branch predictor**

- Scoreboard Full
- Instr Q. Full
- Unaligned Instr.
- Jump Bubble
- IF Not Ready
- I\$ Miss
- Misprediction Penalty

CVA6S: performance analysis




The evaluation is based on the **Embench-IoT suite**



Instructions are **dual issued** already for **30% of the cycles**


CVA6S: performance analysis



Instruction dependencies cause single-issuing



CVA6S: performance analysis



The evaluation is based on the **Embench-IoT suite**

- Source Missing
- WAW
- Load USE
- Inter dependency
- Fu Busy
- Single Instr. Valid




Instruction dependencies cause single-issuing



Introduce **ALU-ALU forwarding** to dual issue interdependent ALU operations

CVA6S: performance analysis




The evaluation is based on the Embench-IoT suite




Write-After-Write hazards are a significant cause of **pipeline stalls**

CVA6S: performance analysis



The evaluation is based on the **Embench-IoT suite**



Write-After-Write hazards are a significant cause of **pipeline stalls**




Introduce **register renaming** to remove **WAWS**

CVA6S+: what's new?



Wider

Bigger




CVA6S+: Private History Predictor




Wider

Bigger


New



CVA6S+: Private History Predictor



Legacy BHT predictor
2-bit per entry







CVA6S+: Private History Predictor



Legacy BHT predictor
2-bit per entry



New PHBHT predictor
with n bits history
 $n + (2^n * 2)$ bits per entry




CVA6S+: Renaming Scheme




Wider

Bigger

New



CVA6S+: Renaming Scheme




- The **scoreboard** is a **circular buffer**
- **RAW hazards** need to know the **newest instruction** to correctly **forward data**

Scoreboard (SB)

ID	Valid	rd	
7	1	10	
6	1	11	
5	1	12	
4	0		
3	0		
2	0		
1	1	5	
0	1	12	

CVA6S+: Renaming Scheme



- The **scoreboard** is a **circular buffer**
- **RAW hazards** need to know the **newest instruction** to correctly **forward data**


Scoreboard (SB)			
ID	Valid	rd	
7	1	10	
6	1	11	
5	1	12	
4	0		
3	0		
2	0		
1	1	5	
0	1	12	

Instr. 0 and 5 both write register x12

CVA6S+: Renaming Scheme



Reorder the scoreboard based on commit pointer



Instr. 0 and 5 both write register x12

CVA6S+: Renaming Scheme




- The **scoreboard** is a **circular buffer**
- **RAW hazards** need to know the **newest instruction** to correctly **forward data**

Scoreboard (SB)		
ID	Valid	rd
7	1	10
6	1	11
5	1	12
4	0	
3	0	
2	0	
1	1	5
0	1	12


Instr. 0 and 5 both write register x12

Reorder the scoreboard based on commit pointer



Instr. 0 has higher priority than instr. 5

CVA6S+: Renaming Scheme




- The **scoreboard** is a **circular buffer**
- **RAW hazards** need to know the **newest instruction** to correctly **forward data**

Scoreboard (SB)		
ID	Valid	rd
7	1	10
6	1	11
5	1	12
4	0	
3	0	
2	0	
1	1	5
0	1	12

Instr. 0 and 5 both write register x12

Reorder the scoreboard based on commit pointer

Forwarding logic based on SB-ID



Instr. 0 has higher priority than instr. 5


CVA6S+: FPU support



Wider

Bigger

New



Floating Point support


CVA6S+: ALU-ALU forwarding



Wider

Bigger


New



CVA6S+: ALU-ALU forwarding




- The ALUs operate separately when dual-issuing independent instructions



CVA6S+: ALU-ALU forwarding




- The ALUs operate separately when dual-issuing independent instructions



CVA6S+: ALU-ALU forwarding




- The ALUs operate separately when dual-issuing independent instructions
- The ALUs are chained when dependent instructions can be fused



CVA6S+: ALU-ALU forwarding




- The ALUs operate separately when dual-issuing independent instructions
- The ALUs are chained when dependent instructions can be fused
- Selected **few operations** are **never chained** to preserve the critical path



Pipeline performance: Embench-IoT




Ebench-IoT



The **Ebench-IoT** suite focuses on the **pipeline**:

Pipeline performance: Embench-IoT




The **Ebench-IoT suite** focuses on the **pipeline**:

- All the cores use the **same cache configuration**




Pipeline performance: Embench-IoT



The **Ebench-IoT** suite focuses on the **pipeline**:

- All the cores use the **same cache configuration**
- The **working set is fully cached**

Pipeline performance: Embench-IoT



The **Embench-IoT suite** focuses on the **pipeline**:

- All the cores use the **same cache configuration**
- The **working set is fully cached**




+43.5% IPC versus **baseline CVA6**

+10.9% IPC versus **CVA6S**



Area and Timing: performance at what cost?




Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner



Area and Timing: performance at what cost?




Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- CVA6S+ versus CVA6
- Same caches configuration



Area and Timing: performance at what cost?




Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- CVA6S+ versus CVA6
- Same caches configuration

Pipeline area delta: +28%



Area and Timing: performance at what cost?



Evaluation setup:


- GF22 nm CMOS technology
- Worst timing corner
- CVA6S+ versus CVA6
- Same caches configuration

Pipeline area delta: +28%

Total area delta: +9%



Area and Timing: performance at what cost?



Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- CVA6S+ versus CVA6
- Same caches configuration


Pipeline area delta: +28%

Total area delta: +9%

**Max. Frequency: 1090 MHz
(-0.5% vs CVA6)**



Area and Timing: performance at what cost?



Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- CVA6S+ versus CVA6
- Same caches configuration

Pipeline area delta: +28%

Total area delta: +9%

Max. Frequency: 1090 MHz
(-0.5% vs CVA6)

to obtain **43.5% IPC improvement**

CVA6S+: what about the cache?




The existing data cache subsystem is blocking

Wider

Bigger


New



HPDCache: Open-Source High-Performance L1 D\$



- **Performance-Optimized Design:**
features pipelined micro-architecture,
single-cycle read/write hit latency




³C. Fuguet, "[HPDCache: Open-Source High-Performance L1 Data Cache for RISC-V Cores](#)", ACM CF'23

HPDCache: Open-Source High-Performance L1 D\$



- **Performance-Optimized Design:** features pipelined micro-architecture, single-cycle read/write hit latency
- **Out-of-Order Execution & Non-Blocking:** handles requests out-of-order to avoid head-of-line blocking




³C. Fuguet, "[HPDCache: Open-Source High-Performance L1 Data Cache for RISC-V Cores](#)", ACM CF'23

HPDCache: Open-Source High-Performance L1 D\$



- **Performance-Optimized Design:** features pipelined micro-architecture, single-cycle read/write hit latency
- **Out-of-Order Execution & Non-Blocking:** handles requests out-of-order to avoid head-of-line blocking
- **Highly Configurable Architecture:** supports both WB and WT policies on a cache line-level granularity, includes configurable associativity, request port count and data widths




³C. Fuguet, "[HPDCache: Open-Source High-Performance L1 Data Cache for RISC-V Cores](#)", ACM CF'23



Cache performance: RaiderSTREAM


RaiderSTREAM



The **RaiderSTREAM** suite focuses on the **cache subsystem**:

Cache performance: RaiderSTREAM

RaiderSTREAM




The **RaiderSTREAM** suite focuses on the **cache subsystem**:

- The same CVA6S+ pipeline is tested with the **legacy D\$** and the **HPDCache**

Cache performance: RaiderSTREAM

RaiderSTREAM




The **RaiderSTREAM** suite focuses on the **cache subsystem**:

- The same CVA6S+ pipeline is tested with the **legacy D\$** and the **HPDCache**
- The **working set** is **2x** the cache capacity



Cache performance: RaiderSTREAM

RaiderSTREAM



The **RaiderSTREAM** suite focuses on the **cache subsystem**:


- The same CVA6S+ pipeline is tested with the **legacy D\$** and the **HPDCache**
- The **working set** is **2x** the cache capacity



+74.1% bandwidth by replacing the legacy D\$ with the HPDCache



Area and Timing: HPDCache versus Legacy Cache




Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner



Area and Timing: HPDCache versus Legacy Cache




Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- Legacy Cache versus HPDCache
- Same pipeline configuration



Area and Timing: HPDCache versus Legacy Cache




Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- Legacy Cache versus HPDCache
- Same pipeline configuration

Cache area reduction: -18.9%
due to better SRAM organization



Area and Timing: HPDCache versus Legacy Cache



Evaluation setup:

- GF22 nm CMOS technology
- Worst timing corner
- Legacy Cache versus HPDCache
- Same pipeline configuration

Cache area reduction: -18.9%
due to better SRAM organization
while providing **+74.1% bandwidth!**

Conclusion



- We introduce **CVA6S+**, adding **key features upon CVA6S**, the superscalar dual-issue extension of the CVA6 RISC-V application-class core CVA6

Conclusion



- We introduce **CVA6S+**, adding **key features upon CVA6S**, the superscalar dual-issue extension of the CVA6 RISC-V application-class core CVA6
- We integrate **CVA6S+** with the OpenHW Core-V High-Performance L1 Data Cache **HPDCache**

Conclusion



- We introduce **CVA6S+**, adding **key features upon CVA6S**, the superscalar dual-issue extension of the CVA6 RISC-V application-class core CVA6
- We integrate **CVA6S+** with the OpenHW Core-V High-Performance L1 Data Cache **HPDCache**
- We demonstrate **10.9% and 43.5% IPC improvement over CVA6S and CVA6**, respectively, with an **area overhead of less than 10%** and only **0.5% maximum frequency regression**



Conclusion

- We introduce **CVA6S+**, adding **key features upon CVA6S**, the superscalar dual-issue extension of the CVA6 RISC-V application-class core CVA6
- We integrate **CVA6S+** with the OpenHW Core-V High-Performance L1 Data Cache **HPDCache**
- We demonstrate **10.9% and 43.5% IPC improvement over CVA6S and CVA6**, respectively, with an **area overhead of less than 10%** and **only 0.5% maximum frequency regression**
- We showcase the **benefit of adopting the HPDCache**, which **improves the bandwidth by 74.1%** and **reduces the cache area by 18.9%**

Thank you!
Questions?

Q&A

Institut für Integrierte Systeme – ETH Zürich
Gloriastrasse 35
Zürich, Switzerland

DEI – Università di Bologna
Viale del Risorgimento 2
Bologna, Italy



ALIA MATER STUDIORVM
UNIVERSITÀ DI BOLOGNA



Saint-Étienne
Institut Mines-Télécom

inria

ST
STMicroelectronics

THALES

@pulp_platform

pulp-platform.org

youtube.com/pulp_platform