


# VASCO: ASIC Test Platform for CYBERSECURITY on FD-SOI


<u>S. Di Matteo</u><sup>1, 2</sup>, R. Alidori<sup>2</sup>, L. Benea<sup>1</sup>, M. Carmona<sup>1</sup>, M. El Majihi<sup>1</sup>, F. Lepin<sup>2</sup>, F. Pebay-Peyroula<sup>1</sup>, M. Pezzin<sup>2</sup>, S. Pontié<sup>1,3</sup>, M. Ramirez-Corrales<sup>2</sup>, O. Savry<sup>1</sup>, E. Valea<sup>2</sup>, R. Wacquez<sup>1, 3</sup>

- (1) Univ. Grenoble Alpes, CEA, Leti F-38000 Grenoble, France
- (2) Univ. Grenoble Alpes, CEA, List F-38000 Grenoble, France
- (3) CEA-Leti, Mines Saint-Étienne, Equipe Commune, F-13541 Gardanne, France



# Secure HW: the basis of the Security Chain

- Foundation of Security: Hardware is the root of trust for secure systems if compromised, all software and cryptographic protections are at risk.
- **Rising Threats**: Increasing attacks on hardware (side-channel attacks, trojans, supply chain vulnerabilities) make hardware security critical.
- Essential for Critical Systems: Industries like finance, healthcare, defense, and IoT rely on trusted hardware to protect sensitive data.
- Secure Hardware Enables Trusted
   Computing: Secure boot, authentication,
   and encryption all depend on trusted
   hardware components.



# **Challanges of Modern HW components**

#### **Growing Security Threats and advanced Attacks:**

- **Quantum Computing**: Future quantum attacks could break today's encryption.
- •Side-Channel & Fault Injection Attacks: Exploit power consumption, timing, EM emissions, and hardware faults to extract secrets. Al enhances side-channel analysis.





### **Evolution of Security Standard and Certifications:**

- Regulations (e.g., **CRA**) evolve constantly, increasing compliance complexity.
- Specific Standards emitted by national agencies (e.g. NIST, ANSSI, BSI, etc.)
- New threats demand continuous updates to security frameworks.










#### **Technological Advancement:**

- Post-Quantum Cryptography: New algorithms to resist quantum attacks.
- RISC-V & Open Hardware: Brings flexibility but increases security risks.
- **FD-SOI Technology**: Can enhances power efficiency and resilience against fault attacks -> migration of Embedded systems.







# **VASCO:** an ASIC Platform for Cybersecurity

**VASCO** is a **test** platform for Cybersecurity deleloped by **CEA** on **FD-SOI** technology



- Test HW and SW innovations
- Test the capabilities of FD-SOI for resilience against SCAs and FI attacks
- Anticipate the migration to FD-SOI for embedded systems
- Digital twin: use hardware to build models (e.g. TRNGs)
- Build security component at different abstraction levels
- Open to parterships

Secure protocols: TLS

Software

Secure SW implementation of PQC

Microarchitectural leakage of RISC-V

True Random Number Generators Hardware

Secure HW accelerators for PQC

**Secure Memories** 


Assessment and characterization on FD-SOI technology

**Technology** 

Countermeasures based on FD-SOI




# **VASCO#2** Architecture



# **VASCO#2** Results

#### Fault injection on CV32E40P



#### Noise Characterization of ROs







Fig. 13. Noise composition for VBB = 0.2V


#### Fault Injection on Accelerator for crypto






#### Near Memory Computing for crypto





<sup>[2]</sup> Benea, L., Carmona, M., Fischer, V., Pebay-Peyroula, F., & Wacquez, R. Impact of the Flicker Noise on the Ring Oscillator-based TRNGs. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024(1).
[3] Leplus, G., Savry, O., & Bossuet, L. (2022, June). Insertion of random delay with context-aware dummy instructions generator in a RISC-V processor. In 2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)







<sup>[1]</sup> Benea, L., Carmona, M., Pebay-Peyroula, F., & Wacquez, R. (2022, August). On the Characterization of Jitter in Ring Oscillators using Allan variance for True Random Number Generator Applications. In 2022 25th Euromicro Conference on Digital System Design (DSD) (pp. 534-538). IEEE.


# **VASCO#3 Architecture**

voltage









# **Thanks**

<u>S. Di Matteo</u><sup>1, 2</sup>, R. Alidori<sup>2</sup>, L. Benea<sup>1</sup>, M. Carmona<sup>1</sup>, M. El Majihi<sup>1</sup>, F. Lepin<sup>2</sup>, F. Pebay-Peyroula<sup>1</sup>, M. Pezzin<sup>2</sup>, S. Pontié<sup>1,3</sup>, M. Ramirez-Corrales<sup>2</sup>, O. Savry<sup>1</sup>, E. Valea<sup>2</sup>, R. Wacquez<sup>1, 3</sup>

- (1) Univ. Grenoble Alpes, CEA, Leti F-38000 Grenoble, France
- (2) Univ. Grenoble Alpes, CEA, List F-38000 Grenoble, France
- (3) CEA-Leti, Mines Saint-Étienne, Equipe Commune, F-13541 Gardanne, France

