

Unleashing the Power of RISC-V E-Trace with a Highly Efficient Software Decoder


Marcel Zak, Mat O'Donnell, & Vivek Chickermane

Tessent Embedded Analytics, Siemens EDA


What is Processor Trace? Debugging program misbehavior to isolate underlying Silicon problems is non-trivial sub-optima Halting the core to debug is not always practical for timecritical applications Observation at full-speed is needed Software Cycle accurate visibility of program execution behavior • Processor Trace provides this visibility Additional uses Forensic debugging Code profiling & coverage Heisenbugs Infrequent/Irregular bugs

Processor Branch Trace


- Start address is reported
- Only branches are reported
- jump, call, return, interrupts, exceptions
- Sequential instructions not reported
- Indirect jumps, interrupts and exceptions
 - Un-inferable program counter discontinuities
 - The destination address must be reported
 - Interrupts must also report PC at time of interrupt



RISC-V E-Trace- Mandatory vs Optional




Embench™: HW Trace Encoder – bits per instruction




Embench™: SW Trace Decoding Speed




Embench™ – SW Trace Decoding Complexity - O(n)



E-Trace for SoC Debug and Continuous Monitoring



Silicon Lifecycle Management: Software Stack



- SoC access via JTAG probe or high-speed I/O: PCIe, USB, Aurora SerDes etc.
- Concurrent data acquisition from Trace Monitor and a multitude of embedded instruments
- SLM User can develop Python or C++ SW stack using the EA Host Suite
- Integration with IDEs such as VSCode, interactive Python sessions, and Jupyter Notebooks
- Access to cloud-based DB and AI/ML Analytics