


RVV-lite v0.5: A Modest Proposal for Reducing the RISC-V Vector Extension

Guy Lemieux, Caroline White, Fredy Alves, Farid Chalabi
University of British Columbia, Vancouver, Canada
Guy.Lemieux@gmail.com

RVV-lite Instruction Organization

Subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extra extensions.



RVV-lite Integer Layers

A.1 Core (8/16/32/64b)

```
a) vsetvli rd,rs1,vtypei # rd=VL=f(AVL), AVL=rs1, new vtype
a) vsetivli rd,uimm,vtypei # rd=VL=f(AVL), AVL=uimm, new vtype
a) vsetvl rd,rs1,rs2 # rd=VL=f(AVL), AVL=rs1, vtype=rs2
a) vleEW.v vd,(rs1),vm # vector load, EEW=EW
a) vseEW.v vs3,(rs1),vm # vector store, EEW=EW
b) vid.v vd,vm # vd[i] = i
b) vLOP.VXI vd,vs2,YY,vm # vd[i] = vs2[i] LOP YY
b) vADDSUB.VXI vd,vs2,YY,vm # vd[i] = vs2[i] ADDSUB YY
b) vrsb.XI vd,vs2,YY,vm # vd[i] = YY - vs2[i]
c) vMINMAX{U}.VX vd,vs2,YY,vm # vd[i] = MINMAX{U}(vs2[i], YY)
d) vmCMCP.VXI vd,vs2,YY,vm # vd.m[i] = (vs2[i] MCMP YY)
d) vmSLT.VX vd,vs2,YY,vm # vd.m[i] = (vs2[i] < YY)
d) vmSGT.XI vd,vs2,YY,vm # vd.m[i] = (vs2[i] > YY)
d) vmMOP.mmm vd,vs2,vs1 # vd.m[i] = MOP(vs2.m[i],vs1.m[i])
e) vmv.v.VXI vd,YY # vd[i] = YY, XI modes: integer splat
e) vmv.s.xs rd,vs2 # x[rd] = vs2[0], scalar copy (vs1=0)
e) vmv.s.x vd,rs1 # vd[0] = x[rs1], scalar copy (vs2=0)
f) vmvKr.v vd,vs2 # whole-vec. reg. group copy EMUL=K
f) vlKEW.v vd,(a0) # whole reg EMUL=K, VLEN/EW elem, ign. VL
f) vsKr.v vd,(a1) # whole reg EMUL=K, VLEN bits, ignores VL
g) vslide1up.vx vd,vs2,rs1,vm # vd[i+1]=vs2[i], vd[0]=X[rs1]
g) vslide1down.vx vd,vs2,rs1,vm # vd[i]=vs2[i+1], vd[L]=X[rs1]
```

A.2 Widen Add/Sub (8/16/32b)

```
vwADDSUB{U}.VX vd,vs2,YY,vm # vd[i] = vs2[i] ADDSUB{U} YY
```

A.3 Reduction (8/16/32/64b)

```
vredROP.vs vd,vs2,vs1,vm # vd[0]=ROP(vs1[0],vs2[*])
```

A.4 Mul/Shift (mostly 8/16/32b)

```
a) vmul.VX vd,vs2,YY,vm # vd[i] = LSB(vs2[i] * YY) (8/16/32b)
a) vsll.VXI vd,vs2,ZZ,vm # vd[i] = vs2[i] << YY (8/16/32b)
b) vsr{1/a}.VXI vd,vs2,ZZ,vm # vd[i] = vs2[i] >>> YY (8/16b)
b) vmULH.VX vd,vs2,YY,vm # vd[i] = MSB(vs2[i] * YY) (8/16b)
c) vsr{1/a}.VXI vd,vs2,ZZ,vm # vd[i] = vs2[i] >>> YY (32b)
c) vmULH.VX vd,vs2,YY,vm # vd[i] = MSB(vs2[i] * YY) (32b)
d) vmMUL.VX vd,vs2,YY,vm # vd[i] = vs2[i] * YY (8/16/32b)
d) vmmul.su.VX vd,vs2,YY,vm # vd[i] = vs2[i] S*U YY (8/16/32b)
d) vnsrl.wX vd,vs2,x0,vm # vd[i] = vs2[i] (8/16/32b)
```

A.5 Slide-by-N (8/16/32/64b)

```
vslideup.XI vd,vs2,ZZ,vm # vd[i+ZZ] = vs2[i]
vslide1down.XI vd,vs2,ZZ,vm # vd[i] = vs2[i+ZZ]
```

A.6 Multiply/Shift (64b)

```
vmul.VX vd,vs2,YY,vm # vd[i] = LSB(vs2[i] * YY)
vsll.VXI vd,vs2,ZZ,vm # vd[i] = vs2[i] << YY
vsr{1/a}.VXI vd,vs2,ZZ,vm # vd[i] = vs2[i] >>> YY
```

A.7 Fixed-point (8/16/32/64b)

```
vaADDSUB{U}.VX vd,vs2,YY,vm # round_US(vs2[i] ADDSUB{U} YY, 1)
vsmul.VX vd,vs2,YY,vm # vd[i]=clip(round_S(vs2[i]*YY,SEW-1)) (no 64b)
vnsr{1/a}.VXI vd,vs2,ZZ,vm # vd[i]=round_{U/S}(vs2[i],ZZ)
```

Notation key:

- VXIF denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
- YY denotes up to 3 operand types: vs1/rs1/imm
- ZZ denotes up to 3 operand types: vs1/rs1/uimm
- rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
- K denotes register group size: 1, 2, 4, 8
- EW/IW denotes element/index width: 8, 16, 32, 64
- KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
- L denotes index of last element, i.e. L = VL-1
- S/U denotes signed/unsigned
- LOP (logic-op): and, or, xor
- FOP (float-op): add, sub, mul, div, min, max
- MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
- ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
- MCMP (mask-compare): seq, sne, sle, sleu
- ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
- addu/subu/mulu/minu/maxu
- MULH: mulh, mulhu, mulhsu
- ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
- subu/maxu/ne/ge/le
- SLT/SGT: slt/sgt, sltu/sgtu

- Highly modular
 - 7 integer layers (A.1 – A.7)
 - 3 mask/mem options (B.1 – B.3)
 - 2 float/double options (B.4, B.5)
- Restricted to operations found in RV32FD
- 3 extensions (C.1 integer, C.2 float, C.3 double)
- Layers simplify software
 - Eg: A.3 always contains A.2, A.1
 - Fewer implementation configurations
 - Can re-use logic from lower layers
 - Simpler software toolchain (compiler options)
 - Better software portability (ISA availability)
- Fully compliant with RVV1.0

RVV-lite Instruction Organization

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

RVV-lite v0.5 subdivides the Zve* version of RVV into 7 layers of instructions, 5 optional extensions, and 3 extension layers.

Notation key:
• VLEN denotes up to 4 operand modes: V=vv, X=vx, I=vi, F=vf
• YY denotes up to 3 operand types: vs1/rs1/imm
• ZZ denotes up to 3 operand types: vs1/rs1/uimm
• rs1 is from X or F register set, i.e. X[rs1] or F[rs1]
• K denotes register group size: 1, 2, 4, 8
• EW/IW denotes element/index width: 8, 16, 32, 64
• KEW denotes reg group/EW sizes: 1re8, 2re16, 4re32, 8re64
• L denotes index of last element, i.e. L = VL-1
• S/U denotes signed/unsigned
• LOP (logic-op): and, or, xor
• FOP (float-op): add, sub, mul, div, min, max
• MOP (mask-op) and, nand, andnot, xor, or, nor, ornot, xnor
• ROP (reduction-op): sum, and, or, xor, maxu, max, minu, min
• MCMP (mask-compare): seq, sne, sle, sleu
• ADD/SUB/MUL/MIN/MAX: add/sub/mul/min/max,
addu/subu/mulu/minu/maxu
• MULH: mulh, mulhu, mulhsu
• ADDSUBU/MINMAXU/EQ/GTE/LTE: addu/minu/eq/gt/lt,
subu/maxu/ne/ge/le
• SLT/SGT: slt/sgt, sltu/sgtu

Standard Options (not layered)

B.1 Mask (8/16/32/64b)

rvldm.v vd,(rs1) # ld mask of ceil(vl/8) bytes
rvsm.v vs3,(rs1) # st mask of ceil(vl/8) bytes
rvadc.VXIm vd,vs2,YY,v0 # vd[i]=vs2[i]+vs1[i]+v0.m[i]
rvadc.VXm vd,vs2,YY,v0 # vd.m[i]=cout(vs2[i]+vs1[i]+v0.m[i])
rvadc.VXI vd,vs2,YY # vd[i]=vs2[i]-vs1[i]-v0.m[i]
rvsbdc.VXm vd,vs2,YY,v0 # vd.m[i]=brrv(vs2[i]-vs1[i]-v0.m[i])
rvsbdc.VX vd,vs2,YY # x[rd] = sum(vs2.m[i]), count bits
rvcpop.m rd,vs2,vm # x[rd] = idx_of_first_one(vs2.m)
rvfirst.m rd,vs2,vm # vd[i] = v0.m[i] ? YY : vs2[i]
rvmerge.VXIm vd,vs2,YY,v0

B.2 Strided Memory (8/16/32/64b)

rvldm.v vd,(rs1) # ld mask of ceil(vl/8) bytes
rvsm.v vs3,(rs1) # st mask of ceil(vl/8) bytes
rvadc.VXIm vd,vs2,YY,v0 # vd[i]=vs2[i]+vs1[i]+v0.m[i]
rvadc.VXm vd,vs2,YY,v0 # vd.m[i]=cout(vs2[i]+vs1[i]+v0.m[i])
rvadc.VXI vd,vs2,YY # vd[i]=vs2[i]-vs1[i]-v0.m[i]
rvsbdc.VXm vd,vs2,YY,v0 # vd.m[i]=brrv(vs2[i]-vs1[i]-v0.m[i])
rvsbdc.VX vd,vs2,YY # x[rd] = sum(vs2.m[i]), count bits
rvcpop.m rd,vs2,vm # x[rd] = idx_of_first_one(vs2.m)
rvfirst.m rd,vs2,vm # vd[i] = v0.m[i] ? YY : vs2[i]
rvmerge.VXIm vd,vs2,YY,v0

B.3 Indexed Memory (8/16/32/64b)

rvldm.v vd,(rs1) # ld mask of ceil(vl/8) bytes
rvsm.v vs3,(rs1) # st mask of ceil(vl/8) bytes
rvadc.VXIm vd,vs2,YY,v0 # vd[i]=vs2[i]+vs1[i]+v0.m[i]
rvadc.VXm vd,vs2,YY,v0 # vd.m[i]=cout(vs2[i]+vs1[i]+v0.m[i])
rvadc.VXI vd,vs2,YY # vd[i]=vs2[i]-vs1[i]-v0.m[i]
rvsbdc.VXm vd,vs2,YY,v0 # vd.m[i]=brrv(vs2[i]-vs1[i]-v0.m[i])
rvsbdc.VX vd,vs2,YY # x[rd] = sum(vs2.m[i]), count bits
rvcpop.m rd,vs2,vm # x[rd] = idx_of_first_one(vs2.m)
rvfirst.m rd,vs2,vm # vd[i] = v0.m[i] ? YY : vs2[i]
rvmerge.VXIm vd,vs2,YY,v0

B.4 Single-precision (binary32)

rvldm.v vd,(rs1) # ld mask of ceil(vl/8) bytes
rvsm.v vs3,(rs1) # st mask of ceil(vl/8) bytes
rvadc.VXIm vd,vs2,YY,v0 # vd[i]=vs2[i]+vs1[i]+v0.m[i]
rvadc.VXm vd,vs2,YY,v0 # vd.m[i]=cout(vs2[i]+vs1[i]+v0.m[i])
rvadc.VXI vd,vs2,YY # vd[i]=vs2[i]-vs1[i]-v0.m[i]
rvsbdc.VXm vd,vs2,YY,v0 # vd.m[i]=brrv(vs2[i]-vs1[i]-v0.m[i])
rvsbdc.VX vd,vs2,YY # x[rd] = sum(vs2.m[i]), count bits
rvcpop.m rd,vs2,vm # x[rd] = idx_of_first_one(vs2.m)
rvfirst.m rd,vs2,vm # vd[i] = v0

Table 1: Saturn-V implementation on AMD FPGA (64b width, VLEN=16,384, B=BRAM, U=URAM, D=DSP)

Configuration	LUTs	B	U	D	Fmax
A.1(a) Load/Store/Cfg	1,220	20	2	0	177.2
A.1(b) Basic ALU Ops	2,584	36	2	0	181.7
A.1(c) Min/Max.	2,630	36	2	0	183.3
A.1(d) Basic Mask	3,155	37	2	0	178.6
A.1(e) Vector Move	3,237	37	2	0	175.4
A.1(f) Whole Reg	3,251	37	2	0	185.4
A.1(g) Slide-by-1	3,835	37	2	0	160.1
A.2 Widen Add/Sub	4,070	37	2	0	177.1
A.3 Reduction	4,523	37	2	0	162.1
A.4(a) 32b Mul/ShiftL	4,833	37	2	8	172.1
A.4(b) 16b MulH/ShiftR	4,857	37	2	8	183.8
A.4(c) 32b MulH/ShiftR	5,165	37	2	8	166.5
A.4(d) Wide Mul, Nar. Shift	5,647	37	2	8	167.3
A.5 Slide-by-N	5,932	37	2	8	187.3
A.6 64b Mul/Shift	6,273	37	2	11	161.0
A.7 FXP	6,523	37	2	11	169.4
B.1 Mask (including A.7)	7,164	37	2	11	172.0

Table 2: Comparison (Zve32x only, VLEN=128)

Configuration	Width	LUTs	B	D	Fmax
Saturn-V A.7+B.1	64	5,343	6	8	220.4
Vicuna (2022-07-22)	64	8,581	0	10	72.0

Other changes

- Reduced operand modes, restricted to SEW/LMUL = 8
 - Simplifies software
 - VLMAX = VLEN / 8 all element sizes
 - Simplifies hardware
 - Less datapath muxing
- Still fully compliant with RVV 1.0
- Should restrict vnsrl/vnsra to shamt=0
- Recommend implementing only undisturbed update policy

Layer Extensions

C.1 Integer Extension (requires A.7)

This section, which has been omitted for brevity, contains all remaining integer instructions in the full Zve* ISA. There are approximately 100 instructions in this group.

C.2 Float Extension (requires B.4)

```
vfn{nm}macc.VF vd,YY,vs2,vm # vd[i] = {-/+}(YY * vs2[i]) {-/+} vd[i]
vfn{nm}msac.VF vd,YY,vs2,vm # vd[i] = {-/+}(YY * vs2[i]) {-/+} vd[i]
vfn{nm}madd.VF vd,YY,vs2,vm # vd[i] = {-/+}(YY * vs2[i]) {-/+} vd[i]
vfn{nm}mub.VF vd,YY,vs2,vm # vd[i] = {-/+}(YY * vs2[i]) {-/+} vs2[i]
vfsqrt7.v vd,vs2,vm # vd[i] = 1.0 / sqrt( v2[i] )
vfrecl7.v vd,vs2,vm # vd[i] = 1.0 / v2[i]
```

C.3 Double Extension (requires B.5)

```
vfn{nm}macc.VF vd,YY,vs2,vm # vd[i] = {-/+}(YY * vs2[i]) {-/+} vd[i]
vfn{nm}msac.VF vd,YY,vs2,vm # vd[i] = {-/+}(YY * vs2[i]) {-/+} vd[i]
```