

OVP Guide to Using Processor Models

Model specific information for RISC-V_RV64GCV

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited					
Version	20220111.0					
Filename	OVP_Model_Specific_Information_riscv_RV64GCV.pdf					
Created	11 January 2022					
Status	OVP Standard Release					

Copyright Notice

Copyright (c) 2022 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

1	Ove	rview		1
	1.1	Description		 . 1
	1.2	Licensing		 . 1
	1.3	Extensions		 . 2
		1.3.1 Extensions Enabled by Default		 . 2
		1.3.2 Enabling Other Extensions		 . 2
		1.3.3 Disabling Extensions		 . 3
	1.4	General Features		 . 3
		1.4.1 mtvec CSR		 . 3
		1.4.2 stvec CSR		 . 4
		1.4.3 Reset		 . 4
		1.4.4 NMI		 . 4
		1.4.5 WFI		 . 4
		1.4.6 cycle CSR		 . 5
		1.4.7 time CSR		 . 5
		1.4.8 instret CSR		 . 5
		1.4.9 hpmcounter CSRs		 . 5
		1.4.10 Virtual Memory		 . 5
		1.4.11 Unaligned Accesses		 . 6
		1.4.12 PMP		 . 6
		1.4.13 LR/SC Granule		 . 6
	1.5	Compressed Extension		
	1.6	Floating Point Features		
	1.7	Privileged Architecture		
		1.7.1 Legacy Version 1.10		 . 7
		1.7.2 Version 20190608		 . 7
		1.7.3 Version master		
	1.8	Unprivileged Architecture		 . 8
		1.8.1 Legacy Version 2.2		 . 8
		1.8.2 Version 20191213		 . 8
	1.9	Vector Extension		 . 8
		1.9.1 Vector Extension Parameters		 . 9
		1.9.2 Vector Extension Features		 . 10
		1.9.3 Vector Extension Versions		 . 10
		1.9.4 Version 0.7.1-draft-20190605		 . 10
		1.9.5 Version 0.7.1-draft-20190605+		 . 10
		1.0.6 Version 0.8 draft 20100006		

		1.9.7 Version 0.8-draft-20191004	
		1.9.8 Version 0.8-draft-20191117	11
		1.9.9 Version 0.8-draft-20191118	12
		1.9.10 Version 0.8	12
		1.9.11 Version 0.9	12
		1.9.12 Version 1.0-draft-20210130	12
		1.9.13 Version 1.0-rc1-20210608	13
		1.9.14 Version 1.0	
		1.9.15 Version master	
	1.10	Other Extensions	
		1.10.1 Zmmul	
		1.10.2 Zicsr	
		1.10.3 Zifencei	
		1.10.4 Zicbom	
		1.10.5 Zicbop	
		1.10.6 Zicboz	
		1.10.7 Synapot	
		1.10.8 Sypbmt	
		1.10.9 Svinval	
		1.10.10 Smstateen	
	1 11	CLIC	
		Load-Reserved/Store-Conditional Locking	
		Active Atomic Operation Indication	
		Interrupts	
		Debug Mode	
	1.10		
		1.15.1 Debug State Entry	
		1.15.2 Debug State Exit	
		1.15.3 Debug Registers	
		1.15.4 Debug Mode Execution	
		1.15.5 Debug Single Step	
	1 10	1.15.6 Debug Ports	
	1.16	Trigger Module	
		1.16.1 Trigger Module Restrictions	
		1.16.2 Trigger Module Parameters	
		Debug Mask	
	1.18	Integration Support	
		1.18.1 CSR Register External Implementation	
		1.18.2 LR/SC Active Address	
		1.18.3 Page Table Walk Introspection	
		1.18.4 Artifact Register "fflags_i"	
		Limitations	
		Verification	
	1.21	References	23
2	Con	diguration	2 4
	2.1	Location	
	2.2	GDB Path	
	2.3	Semi-Host Library	
		· ·	

Imperas OVP Fast Processor Model Documentation for RISC-V_RV64GCV

	2.4 2.5 2.6	QuantumLeap Support	$24 \\ 24 \\ 24$
3	All	Variants in this model	25
4	Bus	Master Ports	27
5	Bus	Slave Ports	28
6	Net	Ports	29
7	FIF	O Ports	30
8	8.1	Parameters with enumerated types 8.1.1 Parameter user_version 8.1.2 Parameter priv_version 8.1.3 Parameter vector_version 8.1.4 Parameter debug_version 8.1.5 Parameter rnmi_version 8.1.6 Parameter Smepmp_version 8.1.7 Parameter fp16_version 8.1.8 Parameter mstatus_fs_mode 8.1.9 Parameter debug_mode 8.1.10 Parameter Zfinx_version 8.1.11 Parameter Zcea_version 8.1.12 Parameter Zceb_version 8.1.13 Parameter Zcee_version	31 34 35 35 35 36 36 36 36 36 37
9	8.2		37 41
			$\frac{41}{42}$
		••••••	
11		·	43 43
12		Level 1: Hart 12.1.1 dumpTLB 12.1.1.1 Argument description 12.1.2 getCSRIndex 12.1.3 isync 12.1.4 itrace 12.1.5 listCSRs	44 44 44 44 44 45 45
13	_	isters Level 1: Hart	46 46
	-		-

Imperas OVP Fast Processor Model Documentation for RISC-V_RV64GCV

13.1.1	Core	46
13.1.2	Floating_point	47
13.1.3	Vector	47
13.1.4	User_Control_and_Status	48
13.1.5	Supervisor_Control_and_Status	49
13.1.6	Machine_Control_and_Status	49
13 1 7	Integration support	52

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

RISC-V RV64GCV 64-bit processor model

1.2 Licensing

This Model is released under the Open Source Apache 2.0

1.3 Extensions

1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the corresponding bits in the misa CSR Extensions field will be set upon reset:

```
misa bit 0: extension A (atomic instructions)
misa bit 2: extension C (compressed instructions)
misa bit 3: extension D (double-precision floating point)
misa bit 5: extension F (single-precision floating point)
misa bit 8: RV32I/RV64I/RV128I base integer instruction set
misa bit 12: extension M (integer multiply/divide instructions)
misa bit 18: extension S (Supervisor mode)
misa bit 20: extension U (User mode)
misa bit 21: extension V (vector extension)
```

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant. Parameter "sub_Extensions_mask" can be used to disable dynamic update of features in the same way.

Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

1.3.2 Enabling Other Extensions

The following extensions are supported by the model, but not enabled by default in this variant:

```
misa bit 1: extension B (bit manipulation extension)
misa bit 4: RV32E base integer instruction set (embedded)
misa bit 7: extension H (hypervisor)
misa bit 10: extension K (cryptographic)
misa bit 13: extension N (user-level interrupts)
misa bit 15: extension P (DSP instructions)
misa bit 23: extension X (non-standard extensions present)
```

To add features from this list to the visible set in the misa register, use parameter "add_Extensions". This is a string containing identification letters of features to enable; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent and are available on this variant.

Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

To add features from this list to the implicitly-enabled set (not visible in the misa register), use parameter "add_implicit_Extensions". This is a string parameter in the same format as the "add_Extensions" parameter described above.

1.3.3 Disabling Extensions

The following extensions are enabled by default in the model and can be disabled:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 3: extension D (double-precision floating point)

misa bit 5: extension F (single-precision floating point)

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

misa bit 21: extension V (vector extension)

To disable features that are enabled by default, use parameter "sub_Extensions". This is a string containing identification letters of features to disable; for example, value "DF" indicates that double-precision and single-precision floating point extensions should be disabled, if they are enabled by default on this variant.

To remove features from this list from the implicitly-enabled set (not visible in the misa register), use parameter "sub_implicit_Extensions". This is a string parameter in the same format as the "sub_Extensions" parameter described above.

1.4 General Features

1.4.1 mtvec CSR

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".

Values written to "mtvec" are masked using the value 0xffffffffffffd. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-

enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.

If parameter "mtvec_sext" is True, values written to "mtvec" are sign-extended from the most-significant writable bit. In this variant, "mtvec_sext" is False, indicating that "mtvec" is not sign-extended.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

1.4.2 stvec CSR

Values written to "stvec" are masked using the value 0xffffffffffffff. A different mask of writable bits may be specified using parameter "stvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.

If parameter "stvec_sext" is True, values written to "stvec" are sign-extended from the most-significant writable bit. In this variant, "stvec_sext" is False, indicating that "stvec" is not sign-extended.

1.4.3 Reset

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" or applied using optional input port "reset_addr" if required.

1.4.4 NMI

On an NMI, the model will restart at address 0x0; a different NMI address may be specified using parameter "nmi_address" or applied using optional input port "nmi_addr" if required. The cause reported on an NMI is 0x0 by default; a different cause may be specified using parameter "ecode_nmi" or applied using optional input port "nmi_cause" if required.

If parameter "rnmi_version" is not "none", resumable NMIs are supported, managed by additional CSRs "mnscratch", "mnepc", "mncause" and "mnstatus", following the indicated version of the Resumable NMI extension proposal. In this variant, "rnmi_version" is "none".

1.4.5 WFI

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

1.4.6 cycle CSR

The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should cause Illegal Instruction traps.

1.4.7 time CSR

The "time" CSR is implemented in this variant. Set parameter "time_undefined" to True to instead specify that "time" is unimplemented and reads of it should cause Illegal Instruction traps. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

1.4.8 instret CSR

The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and reads of it should cause Illegal Instruction traps.

1.4.9 hpmcounter CSRs

"hpmcounter" CSRs are implemented in this variant. Set parameter "hpmcounter_undefined" to True to instead specify that "hpmcounter" CSRs are unimplemented and reads of them should cause Illegal Instruction traps.

1.4.10 Virtual Memory

This variant supports address translation modes 0 (bare), 8 (Sv39), 9 (Sv48) and 10 (Sv57). Use parameter "Sv_modes" to specify a bit mask of different implemented modes if required; for example, setting "Sv_modes" to (1 << 0)+(1 << 8) indicates that mode 0 (bare) and mode 8 (Sv39) are implemented. These indices correspond to writable values in the satp.MODE CSR field.

A 16-bit ASID is implemented. Use parameter "ASID_bits" to specify a different implemented ASID size if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small (entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8.

1.4.11 Unaligned Accesses

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

1.4.12 PMP

16 PMP entries are implemented by this variant. Use parameter "PMP_registers" to specify a different number of PMP entries; set the parameter to 0 to disable the PMP unit. The PMP grain size (G) is 0, meaning that PMP regions as small as 4 bytes are implemented. Use parameter "PMP_grain" to specify a different grain size if required. Unaligned PMP accesses are not decomposed into separate aligned accesses; use parameter "PMP_decompose" to modify this behavior if required.

1.4.13 LR/SC Granule

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".

1.5 Compressed Extension

Standard compressed instructions are present in this variant.

Parameter Zcea_version is used to specify the version of Zcea instructions present. By default, Zcea_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zceb_version is used to specify the version of Zceb instructions present. By default, Zceb_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zcee_version is used to specify the version of Zcee instructions present. By default, Zcee_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

1.6 Floating Point Features

The D extension is enabled in this variant independently of the F extension. Set parameter "d_requires_f" to "T" to specify that the D extension requires the F extension to be enabled.

Half precision floating point is not implemented. Use parameter "Zfh" to enable this if required.

By default, the processor starts with floating-point instructions disabled (mstatus.FS=0). Use

parameter "mstatus_FS" to force mstatus.FS to a non-zero value for floating-point to be enabled from the start.

The specification is imprecise regarding the conditions under which mstatus.FS is set to Dirty state (3). Parameter "mstatus_fs_mode" can be used to specify the required behavior in this model, as described below.

If "mstatus_fs_mode" is set to "always_dirty" then the model implements a simplified floating point status view in which mstatus.FS holds values 0 (Off) and 3 (Dirty) only; any write of values 1 (Initial) or 2 (Clean) from privileged code behave as if value 3 was written.

If "mstatus_fs_mode" is set to "write_1" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion to integer/unsigned that signals a floating point exception. Floating point compare or conversion to integer/unsigned instructions that do not signal an exception will not set mstatus.FS.

If "mstatus_fs_mode" is set to "write_any" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion even if those instructions do not signal a floating point exception.

In this variant, "mstatus_fs_mode" is set to "write_1".

1.7 Privileged Architecture

This variant implements the Privileged Architecture with version specified in the References section of this document. Note that parameter "priv_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

1.7.1 Legacy Version 1.10

1.10 version of May 7 2017.

1.7.2 Version 20190608

Stable 1.11 version of June 8 2019, with these changes compared to version 1.10:

- mcountinhibit CSR defined;
- pages are never executable in Supervisor mode if page table entry U bit is 1;
- mstatus.TW is writable if any lower-level privilege mode is implemented (previously, it was just if Supervisor mode was implemented);

1.7.3 Version master

Unstable master version corresponding to evolving 1.12 specification, with these changes compared to version 20190608:

- mstatush, mseccfg, mseccfgh, menvcfg, menvcfgh, senvcfg, henvcfgh and mconfigptr CSRs defined;
- xret instructions clear mstatus.MPRV when leaving Machine mode if new mode is less privileged than M-mode;
- maximum number of PMP registers increased to 64;
- data endian is now configurable.

1.8 Unprivileged Architecture

This variant implements the Unprivileged Architecture with version specified in the References section of this document. Note that parameter "user_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

1.8.1 Legacy Version 2.2

2.2 version of May 7 2017.

1.8.2 Version 20191213

Stable 20191213-Base-Ratified version of December 13 2019, with these changes compared to version 2.2:

- floating point fmin/fmax instruction behavior modified to comply with IEEE 754-201x.
- numerous other optional behaviors can be separately enabled using Z-prefixed parameters.

1.9 Vector Extension

This variant implements the RISC-V base vector extension with version specified in the References section of this document. Note that parameter "vector_version" can be used to select the required version, including the unstable "master" version corresponding to the active specification. See section "Vector Extension Versions" for detailed information about differences between each supported version.

1.9.1 Vector Extension Parameters

Parameter ELEN is used to specify the maximum size of a single vector element in bits (32 or 64). By default, ELEN is set to 64 in this variant.

Parameter VLEN is used to specify the number of bits in a vector register (a power of two in the range 32 to 65536). By default, VLEN is set to 512 in this variant.

Parameter SLEN is used to specify the striping distance (a power of two in the range 32 to 65536). By default, SLEN is set to 512 in this variant.

Parameter EEW_index is used to specify the maximum supported EEW for index load/store instructions (a power of two in the range 8 to ELEN). By default, EEW_index is set to 64 in this variant.

Parameter SEW_min is used to specify the minimum supported SEW (a power of two in the range 8 to ELEN). By default, SEW_min is set to 8 in this variant.

Parameter Zvlsseg is used to specify whether the Zvlsseg extension is implemented. By default, Zvlsseg is set to 1 in this variant.

Parameter Zvamo is used to specify whether the Zvamo extension is implemented. By default, Zvamo is set to 1 in this variant.

Parameter Zvediv will be used to specify whether the Zvediv extension is implemented. This is not currently supported.

Parameter Zvqmac is used to specify whether the Zvqmac extension is implemented (from version 0.8-draft-20191117 only). By default, Zvqmac is set to 1 in this variant.

Parameter Zve32x is used to specify whether the Zve32x extension is implemented. By default, Zve32x is set to 0 in this variant.

Parameter Zve32f is used to specify whether the Zve32f extension is implemented. By default, Zve32f is set to 0 in this variant.

Parameter Zve64x is used to specify whether the Zve64x extension is implemented. By default, Zve64x is set to 0 in this variant.

Parameter Zve64f is used to specify whether the Zve64f extension is implemented. By default, Zve64f is set to 0 in this variant.

Parameter Zve64d is used to specify whether the Zve64d extension is implemented. By default, Zve64d is set to 0 in this variant.

Parameter require_vstart0 is used to specify whether non-interruptible vector instructions require vstart=0. By default, require_vstart0 is set to 0 in this variant.

Parameter align_whole is used to specify whether whole-register load and store instructions require alignment to the encoded EEW. By default, align_whole is set to 0 in this variant.

Parameter vill_trap is used to specify whether attempts to write illegal values to vtype cause an Illegal Instruction trap. By default, vill_trap is set to 0 in this variant.

Parameter agnostic_ones is used to specify whether agnostic fields are filled with all-ones (from Vector Extension version 0.9 only). By default, agnostic_ones is set to 0 in this variant, meaning

mask tails, vector tail elements and vector masked-off elements all show undisturbed behavior.

1.9.2 Vector Extension Features

The model implements the base vector extension with a maximum ELEN of 64. Striping, masking and polymorphism are all fully supported. Zvlsseg and Zvamo extensions are fully supported. The Zvediv extension specification is subject to change and therefore not yet supported.

Single precision and double precision floating point types are supported if those types are also supported in the base architecture (i.e. the corresponding D and F features must be present and enabled). Vector floating point operations may only be executed if the base floating point unit is also enabled (i.e. mstatus.FS must be non-zero). Attempting to execute vector floating point instructions when mstatus.FS is 0 will cause an Illegal Instruction exception.

The model assumes that all vector memory operations must be aligned to the memory element size. Unaligned accesses will cause a Load/Store Address Alignment exception.

By default, the processor starts with vector extension disabled (mstatus.VS=0). Use parameter "mstatus_VS" to force mstatus.VS to a non-zero value for the vector extension to be enabled from the start.

1.9.3 Vector Extension Versions

The Vector Extension specification has been under active development. To enable simulation of hardware that may be based on an older version of the specification, the model implements behavior for a number of previous versions of the specification. The differing features of these are listed below, in chronological order.

1.9.4 Version 0.7.1-draft-20190605

Stable 0.7.1 version of June 10 2019.

1.9.5 Version 0.7.1-draft-20190605+

Version 0.7.1, with some 0.8 and custom features. Not intended for general use.

1.9.6 Version 0.8-draft-20190906

Stable 0.8 draft of September 6 2019, with these changes compared to version 0.7.1-draft-20190605:

- tail vector and scalar elements preserved, not zeroed;
- vext.s.v, vmford.vv and vmford.vf instructions removed;
- encodings for vfmv.f.s, vfmv.s.f, vmv.s.x, vpopc.m, vfirst.m, vmsbf.m, vmsif.m, vmsof.m, viota.m and vid.v instructions changed;

- overlap constraints for slideup and slidedown instructions relaxed to allow overlap of destination and mask when SEW=1:
- 64-bit vector AMO operations replaced with SEW-width vector AMO operations;
- vsetvl and vsetvli instructions when rs1 = x0 preserve the current vl instead of selecting the maximum possible vl;
- instruction vfncvt.rod.f.f.w added (to allow narrowing floating point conversions with jamming semantics);
- instructions that transfer values between vector registers and general purpose registers (vmv.s.x and vmv.x.s) sign-extend the source if required (previously, it was zero-extended).

1.9.7 Version 0.8-draft-20191004

Stable 0.8 draft of October 4 2019, with these changes compared to version 0.8-draft-20190906:

- vwmaccsu and vwmaccus instruction encodings exchanged;
- vwsmaccsu and vwsmaccus instruction encodings exchanged.

1.9.8 Version 0.8-draft-20191117

Stable 0.8 draft of November 17 2019, with these changes compared to version 0.8-draft-20191004:

- indexed load/store instructions zero-extend offsets (previously, they were sign-extended);
- vslide1up/vslide1down instructions sign-extend XLEN values to SEW length (previously, they were zero-extended);
- vadc/vsbc instruction encodings require vm=0 (previously, they required vm=1);
- vmadc/vmsbc instruction encodings allow both vm=0, implying carry input is used, and vm=1, implying carry input is zero (previously, only vm=1 was permitted, implying carry input is used);
- vaaddu.vv, vaaddu.vx, vasubu.vv and vasubu.vx instructions added;
- vaadd.vv and vaadd.vx, instruction encodings changed;
- vaadd.vi instruction removed:
- all widening saturating scaled multiply-add instructions removed;
- vqmaccu.vv, vqmaccu.vx, vqmacc.vx, vqmacc.vx, vqmaccsu.vx and vqmaccus.vx instructions added;
- CSR vlenb added (vector register length in bytes);
- load/store whole register instructions added;
- whole register move instructions added.

1.9.9 Version 0.8-draft-20191118

Stable 0.8 draft of November 18 2019, with these changes compared to version 0.8-draft-20191117:

- vsetvl/vsetvli with rd!=zero and rs1=zero sets vl to the maximum vector length.

1.9.10 Version 0.8

Stable 0.8 official release (commit 9a65519), with these changes compared to version 0.8-draft-20191118:

- vector context status in mstatus register is now implemented;
- whole register load and store operations have been restricted to a single register only;
- whole register move operations have been restricted to aligned groups of 1, 2, 4 or 8 registers only.

1.9.11 Version 0.9

Stable 0.9 official release (commit cb7d225), with these significant changes compared to version 0.8:

- mstatus.VS and sstatus.VS fields moved to bits 10:9;
- new CSR vcsr added and fields VXSAT and VXRM relocated there from CSR fcsr;
- vfslide1up.vf, vfslide1down.vf, vfcvt.rtz.xu.f.v, vfcvt.rtz.x.f.v, vfwcvt.rtz.xu.f.v, vfwcvt.rtz.x.f.v, vfmcvt.rtz.xu.f.v, vfmcvt.rtz.x.f.v, vfmcvt.rtz.x.f.v, vfmcvt.rtz.x.f.v, vzext.vf2, vzext.vf4, vzext.vf4, vzext.vf8 and vsext.vf8 instructions added;
- fractional LMUL support added, controlled by an extended vtype.vlmul CSR field;
- vector tail agnostic and vector mask agnostic fields added to the vtype CSR;
- all vector load/store instructions replaced with new instructions that explicitly encode EEW of data or index;
- whole register load and store operation encodings changed;
- VFUNARY0 and VFUNARY1 encodings changed;
- MLEN is always 1;
- for implementations with SLEN != VLEN, striping is applied horizontally rather than the previous vertical striping;
- vmsbf.m, vmsif.m and vmsof.m no longer allow overlap of destination with source or mask registers.

1.9.12 Version 1.0-draft-20210130

Stable 1.0-draft-20210130 official release (commit 8e768b0), with these changes compared to version 0.9:

- SLEN=VLEN register layout is mandatory;
- ELEN>VLEN is now supported for LMUL>1;
- whole register moves and load/stores now have element size hints;
- whole register load and store operations now permit use of aligned groups of 1, 2, 4 or 8 registers.
- overlap constraints for different source/destination EEW changed;
- instructions vfrsqrt7.v, vfrec7.v and vrgatherei16.vv added;
- CSR vtype format changed to make vlmul bits contiguous.
- vsetvli x0, x0, imm instruction is reserved if it would cause vl to change;
- ordered/unordered indexed vector memory instructions added;
- instructions vle1.v, vse1.v and vsetivli added.

1.9.13 Version 1.0-rc1-20210608

Stable 1.0-rc1-20210608 official release (commit 795a4dd), with these changes compared to version 1.0-draft-20210130:

- instructions vle1.v/vse1.v renamed vlm.v/vsm.v;
- instructions vfredsum.vs/vfwredsum.vs renamed vfredusum.vs/vfwredusum.vs;
- whole-register load/store instructions now use the EEW encoded in the instruction to determine element size (previously, this was a hint and element size 8 was used).

1.9.14 Version 1.0

Stable 1.0 official release (commit 8af318f), with these changes compared to version 1.0-rc1-20210608:

- instruction vpopc.m renamed vcpop.m;
- instruction vmandnot.mm renamed vmandn.mm;
- instruction vmornot.mm renamed vmorn.mm.

1.9.15 Version master

Unstable master version as of 22 December 2021 (commit 8cdce6c), with these changes compared to version 1.0:

- instruction encodings are reserved if the same vector register would be read with two or more different EEWs.

1.10 Other Extensions

Other extensions that can be configured are described in this section.

1.10.1 Zmmul

Parameter "Zmmul" is 0 on this variant, meaning that all multiply and divide instructions are implemented. if "Zmmul" is set to 1 then multiply instructions are implemented but divide and remainder instructions are not implemented.

1.10.2 Zicsr

Parameter "Zicsr" is 1 on this variant, meaning that standard CSRs and CSR access instructions are implemented. if "Zicsr" is set to 0 then standard CSRs and CSR access instructions are not implemented and an alternative scheme must be provided as a processor extension.

1.10.3 Zifencei

Parameter "Zifencei" is 1 on this variant, meaning that the fence.i instruction is implemented (but treated as a NOP by the model). if "Zifencei" is set to 0 then the fence.i instruction is not implemented.

1.10.4 **Zicbom**

Parameter "Zicbom" is 0 on this variant, meaning that code block management instructions are undefined. if "Zicbom" is set to 1 then code block management instructions cbo.clean, cbo.flush and cbo.inval are defined.

If Zicbom is present, the cache block size is given by parameter "cmomp_bytes". The instructions may cause traps if used illegally but otherwise are NOPs in this model.

1.10.5 Zicbop

Parameter "Zicbop" is 0 on this variant, meaning that prefetch instructions are undefined. if "Zicbop" is set to 1 then prefetch instructions prefetch.i, prefetch.r and prefetch.w are defined (but behave as NOPs in this model).

1.10.6 Zicboz

Parameter "Zicboz" is 0 on this variant, meaning that the cbo.zero instruction is undefined. if "Zicboz" is set to 1 then the cbo.zero instruction is defined.

If Zicboz is present, the cache block size is given by parameter "cmoz_bytes".

1.10.7 Svnapot

Parameter "Svnapot_page_mask" is 0x0 on this variant, meaning that NAPOT Translation Contiguity is not implemented. if "Svnapot_page_mask" is non-zero then NAPOT Translation Contiguity is enabled for page sizes indicated by that mask value when page table entry bit 63 is set.

If Svnapot is present, "Svnapot_page_mask" is a mask of page sizes for which contiguous pages can be created. For example, a value of 0x10000 implies that 64KiB contiguous pages are supported.

1.10.8 Sypbmt

Parameter "Sypbmt" is 0 on this variant, meaning that page-based memory types are not implemented. if "Sypbmt" is set to 1 then page-based memory types are indicated by page table entry bits 62:61.

Note that except for their effect on Page Faults, the encoded memory types do not alter the behavior of this model, which always implements strongly-ordered non-cacheable semantics.

1.10.9 Svinval

Parameter "Svinval" is 0 on this variant, meaning that fine-grained address-translation cache invalidation instructions are not implemented. if "Svinval" is set to 1 then fine-grained address-translation cache invalidation instructions sinval.vma, sfence.w.inval and sfence.inval.ir are implemented.

1.10.10 Smstateen

Parameter "Smstateen" is 0 on this variant, meaning that state enable CSRs are undefined. if "Smstateen" is set to 1 then state enable CSRs are defined.

Within the state enable CSRs, only bit 1 (for Zfinx), bit 57 (for xcontext CSR access), bit 62 (for xenvcfg CSR access) and bit 63 (for lower-level state enable CSR access) are currently implemented.

1.11 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

1.12 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr_sc_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR_address", "SC_address" and "SC_valid" net ports, as described below.

The "LR_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

1.13 Active Atomic Operation Indication

The "AMO_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active
- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active

11: SC active

1.14 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter or "reset_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi_address" parameter or "nmi_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp_int_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external_int_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

1.15 Debug Mode

The model can be configured to implement Debug mode using parameter "debug_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug_mode" can be used to specify three different behaviors, as follows:

1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc_address" parameter.

- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP_SR_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP_SR_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

1.15.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug_mode" parameter.

1.15.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

1.15.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write

"dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

1.15.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP_SR_INTERRUPT, or perform a halt, depending on the value of the "debug_mode" parameter.

1.15.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

1.15.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

1.16 Trigger Module

This model is configured with a trigger module, implementing a subset of the behavior described in Chapter 5 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References).

1.16.1 Trigger Module Restrictions

The model currently supports tdata1 of type 0, type 2 (mcontrol), type 3 (icount), type 4 (itrigger), type 5 (etrigger) and type 6 (mcontrol6). icount triggers are implemented for a single instruction only, with count hard-wired to 1 and automatic zeroing of mode bits when the trigger fires.

1.16.2 Trigger Module Parameters

Parameter "trigger_num" is used to specify the number of implemented triggers. In this variant, "trigger_num" is 4.

Parameter "tinfo" is used to specify the value of the read-only "tinfo" register, which indicates the trigger types supported. In this variant, "tinfo" is 0x7d.

Parameter "tinfo_undefined" is used to specify whether the "tinfo" register is undefined, in which case reads of it trap to Machine mode. In this variant, "tinfo_undefined" is 0.

Parameter "tcontrol_undefined" is used to specify whether the "tcontrol" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "tcontrol_undefined" is 0.

Parameter "mcontext_undefined" is used to specify whether the "mcontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mcontext_undefined" is 0.

Parameter "scontext_undefined" is used to specify whether the "scontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "scontext_undefined" is 0.

Parameter "mscontext_undefined" is used to specify whether the "mscontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mscontext_undefined" is 0.

Parameter "amo_trigger" is used to specify whether load/store triggers are activated for AMO instructions. In this variant, "amo_trigger" is 0.

Parameter "no_hit" is used to specify whether the "hit" bit in tdata1 is unimplemented. In this variant, "no_hit" is 0.

Parameter "no_sselect_2" is used to specify whether the "sselect" field in "textra32"/"textra64" registers is unable to hold value 2 (indicating match by ASID is not allowed). In this variant, "no_sselect_2" is 0.

Parameter "mcontext_bits" is used to specify the number of writable bits in the "mcontext" register. In this variant, "mcontext_bits" is 13.

Parameter "scontext_bits" is used to specify the number of writable bits in the "scontext" register. In this variant, "scontext_bits" is 34.

Parameter "mvalue_bits" is used to specify the number of writable bits in the "mvalue" field in "textra32"/"textra64" registers; if zero, the "mselect" field is tied to zero. In this variant, "mvalue_bits" is 13.

Parameter "svalue_bits" is used to specify the number of writable bits in the "svalue" field in "textra32"/"textra64" registers; if zero, the "sselect" is tied to zero. In this variant, "svalue_bits" is 34.

Parameter "mcontrol_maskmax" is used to specify the value of field "maskmax" in the "mcontrol"

register. In this variant, "mcontrol_maskmax" is 63.

1.17 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

1.18 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

1.18.1 CSR Register External Implementation

If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

1.18.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

1.18.3 Page Table Walk Introspection

Artifact register "PTWStage" shows the active page table translation stage (0 if no stage active, 1 if HS-stage active, 2 if VS-stage active and 3 if G-stage active). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWInputAddr" shows the input address of active page table translation. This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWLevel" shows the active level of page table translation (corresponding to index variable "i" in the algorithm described by Virtual Address Translation Process in the RISC-V

Privileged Architecture specification). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

1.18.4 Artifact Register "fflags_i"

If parameter "enable_fflags_i" is True, an 8-bit artifact register "fflags_i" is added to the model. This register shows the floating point flags set by the current instruction (unlike the standard "fflags" CSR, in which the flag bits are sticky).

1.19 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

1.20 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

1.21 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 20191213)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 20211203)

RISC-V "V" Vector Extension (Vector Architecture Version 1.0 (frozen for public review))

RISC-V External Debug Support (RISC-V External Debug Support Version 1.0.0-STABLE)

Configuration

2.1 Location

This model's VLNV is riscv.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/riscv.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/riscv.ovpworld.org/processor/riscv/1.0

2.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/riscv-none-embed-gdb.

2.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

2.4 Processor Endian-ness

This is a LITTLE endian model.

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

All Variants in this model

This model has these variants

Variant	Description
RV32I	
RV32IM	
RV32IMC	
RV32IMCZce	
RV32IMAC	
RV32G	
RV32GC	
RV32GCZfinx	
RV32GCB	
RV32GCH	
RV32GCK	
RV32GCN	
RV32GCP	
RV32GCV	
RV32E	
RV32EC	
RV64I	
RV64IM	
RV64IMC	
RV64IMCZce	
RV64IMAC	
RV64G	
RV64GC	
RV64GCZfinx	
RV64GCB	
RV64GCH	
RV64GCK	
RV64GCN	
RV64GCP	
RV64GCV	(described in this document)
RVB32I	

RVB32E	
RVB64I	

Table 3.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	64	mandatory	Instruction bus
DATA	32	64	optional	Data bus

Table 4.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Reset
reset_addr	input	optional	externally-applied reset address
nmi	input	optional	NMI
nmi_cause	input	optional	externally-applied NMI cause
nmi_addr	input	optional	externally-applied NMI address
SSWInterrupt	input	optional	Supervisor software interrupt
MSWInterrupt	input	optional	Machine software interrupt
STimerInterrupt	input	optional	Supervisor timer interrupt
MTimerInterrupt	input	optional	Machine timer interrupt
SExternalInterrupt	input	optional	Supervisor external interrupt
MExternalInterrupt	input	optional	Machine external interrupt
irq_ack_o	output	optional	interrupt acknowledge (pulse)
irq_id_o	output	optional	acknowledged interrupt id (valid during
			irq_ack_o pulse)
sec_lvl_o	output	optional	current privilege level
LR_address	output	optional	Port written with effective address for LR
			instruction
SC_address	output	optional	Port written with effective address for SC
			instruction
SC_valid	input	optional	SC_address valid input signal
AMO_active	output	optional	Port written with code indicating active
			AMO
deferint	input	optional	Artifact signal causing interrupts to be
			held off when high

Table 6.1: Net Ports

FIFO Ports

This model has no FIFO ports.

Formal Parameters

Name	Type	Description
Fundamental		•
variant	Enumeration	Selects variant (either a generic UISA or a specific model)
user_version	Enumeration	Specify required User Architecture version (2.2, 2.3, 20190305 or
		20191213)
priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405,
		20190608, 20211203 or master)
Smepmp_version	Enumeration	Specify required Smepmp Architecture version (none or 0.9.5)
numHarts	Uns32	Specify the number of hart contexts in a multiprocessor
endian	Endian	Model endian
enable_expanded	Boolean	Specify that 48-bit and 64-bit expanded instructions are supported
endianFixed	Boolean	Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are
		read-only)
$misa_MXL$	Uns32	Override default value of misa.MXL
misa_Extensions	Uns32	Override default value of misa. Extensions
add_Extensions	String	Add extensions specified by letters to misa. Extensions (for example, spec-
		ify "VD" to add V and D features)
$\operatorname{sub_Extensions}$	String	Remove extensions specified by letters from misa. Extensions (for example,
		specify "VD" to remove V and D features)
misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in
		misa.Extensions (for example, specify "VD" to add V and D features)
sub_Extensions_mask	String	Remove extensions specified by letters from mask of writable bits in
		misa.Extensions (for example, specify "VD" to remove V and D features)
add_implicit_Extensions	String	Add extensions specified by letters to implicitly-present extensions not
		visible in misa.Extensions
$sub_implicit_Extensions$	String	Remove extensions specified by letters from implicitly-present extensions
		not visible in misa.Extensions
$Vector_Extension$		
vector_version	Enumeration	Specify required Vector Architecture version (0.7.1-draft-20190605,
		0.7.1-draft-20190605+, 0.8-draft-20190906, 0.8-draft-20191004, 0.8-draft-
		20191117, 0.8-draft-20191118, 0.8, 0.9, 1.0-draft-20210130, 1.0-rc1-
		20210608, 1.0 or master)
fp16_version	Enumeration	Specify required 16-bit floating point format (none, IEEE754 or
	D 1	BFLOAT16)
require_vstart0	Boolean	Whether CSR vstart must be 0 for non-interruptible vector instructions
align_whole	Boolean	Whether whole-register load addresses must be aligned using the encoded
-:11 4	D1	EEW
vill_trap mstatus_VS	Boolean	Whether illegal vtype values cause trap instead of setting vtype.vill
	Uns32	Override default value of mstatus.VS (initial state of vector unit)
ELEN	Uns32	Override ELEN

SLEN	Uns32	Override SLEN (before version 1.0 only)
VLEN	Uns32	Override VLEN
EEW_index	Uns32	Override maximum supported index EEW (use ELEN if zero)
SEW_min	Uns32	Override minimum supported SEW
agnostic_ones	Boolean	Specify that vector agnostic elements are set to 1
Zvlsseg	Boolean	Specify that Vector agnostic elements are set to 1 Specify that Zvlsseg is implemented
Zvamo	Boolean	Specify that Zvasseg is implemented Specify that Zvamo is implemented
Zvediv	Boolean	Specify that Zvediv is implemented Specify that Zvediv is implemented
	Boolean	Specify that Zvemv is implemented Specify that Zvemac is implemented
Zvqmac Zve32x	Boolean	
		Specify that Zve32x is implemented
Zve32f	Boolean	Specify that Zve32f is implemented
Zve64x	Boolean	Specify that Zve64x is implemented
Zve64f	Boolean	Specify that Zve64f is implemented
Zve64d	Boolean	Specify that Zve64d is implemented
${f Debug_Extension}$		
debug_version	Enumeration	Specify required Debug Architecture version (0.13.2-DRAFT, 0.14.0-DRAFT or 1.0.0-STABLE)
debug_mode	Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
Interrupts_Exceptions		,
rnmi_version	Enumeration	Specify required RNMI Architecture version (none or 0.2.1)
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored
3		interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause.ExceptionCode
ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak	Boolean	Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal
· varingoode	Boolean	instruction exception
trap_preserves_lr	Boolean	Whether a trap preserves active LR/SC state
xret_preserves_lr	Boolean	Whether an xret instruction preserves active LR/SC state
reset_address	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
CLINT_address	Uns64	Specify base address of internal CLINT model (or 0 for no CLINT)
local_int_num	Uns32	Specify number of supplemental local interrupts
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervi-
		sor external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution
		level from Machine execution level
force_sideleg	Uns64	Specify mask of interrupts always delegated to User execution level from
		Supervisor execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority execution levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority execution levels
external_int_id	Boolean	Whether to add nets allowing External Interrupt ID codes to be forced
Floating_Point		J
mstatus_fs_mode	Enumeration	Specify conditions causing update of mstatus.FS to dirty (write_1,
		write_any or always_dirty)
d_requires_f	Boolean	If D and F extensions are separately enabled in the misa CSR, whether D is enabled only if F is enabled
enable_fflags_i	Boolean	Whether fflags_i artifact register present (shows per-instruction floating point flags)
mstatus_FS	Uns32	Override default value of mstatus.FS (initial state of floating point unit)
Zfh	Boolean	Specify that Zfh is implemented (IEEE half-precision floating point is
		supported)

Specify version Specify version of Zfinx implemented (use integer register file for floating point instructions) (none, 0.4 or 0.41)	Zfhmin	Boolean	Specify that Zfhmin is implemented (restricted IEEE half-precision float-
point instructions (none, 0.4 or 0.41)			
Simulation Artifact See Shw.reg.names Boolean Specify whether to use hardware register names x0-x31 and f0-f31 instead of ABI register names Specify whether D registers are used for parameters (ABI SemiHosting) Specify whether D registers are used for parameters (ABI SemiHosting) Specify whether volatile registers (e.g. minstret) should be shown in change trace Specify whether volatile registers (e.g. minstret) should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify whether volatile registers (e.g. minstret) should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify should be shown in change trace Add artifact CSR bus port, allowing CSR registers to be externally in-plemented Specify should be of CSR bus by the company and the comp	Zfinx_version	Enumeration	
ABI.d Boolean Specify webster D registers are used for parameters (ABI SemiHosting)	Simulation_Artifact		
Boolean Specify werbose output messages	use_hw_reg_names	Boolean	
traceVolatile Boolean Specify whether volatile registers (e.g. minstret) should be shown in change trace CSR.remap String Commes-eparated list of CSR number mappings, each of the form ⟨csr-Name⟩ = ⟨number⟩	ABI_d	Boolean	Specify whether D registers are used for parameters (ABI SemiHosting)
enable_CSR_bus Boolean Add artifact CSR bus port, allowing CSR registers to be externally implemented CSR_remap String Comma-separated list of CSR number mappings, each of the form <cs- name="" ="">==\u00e4number> ASID_cache_size Uns32 Specifies the number of different ASIDs for which TLB entries are cached; a value of 0 implies no limit </cs->		Boolean	Specify verbose output messages
CSR.remap	traceVolatile	Boolean	
ASID_cache_size Uns32 Specifies the number of different ASIDs for which TLB entries are cached; a value of 0 implies no limit Memory updatePTEA Boolean Specify whether hardware update of PTE A bit is supported unaligned Boolean Specify whether hardware update of PTE D bit is supported unaligned Specify whether hardware update of PTE D bit is supported unaligned Boolean Specify whether the processor supports unaligned memory accesses for AMO instructions ASID_bits Uns32 Specify whether the processor supports unaligned memory accesses for AMO instructions ASID_bits Uns32 Specify the number of implemented ASID bits Ir_se_grain Uns32 Specify byte granularity of Il/se lock region (constrained to a power of two) PMP_grain Uns32 Specify PMP region granularity, G (0 ⇒ 4 bytes, 1 ⇒ 8 bytes, etc) PMP_max_page Uns32 Specify the number of implemented PMP address registers PMP_max_page Uns32 Specify the number of implemented PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP_decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses V.modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1 <c0)+(1<c8) "bare"="" "sv39"="" and="" be="" bits="" boolean="" csr="" hardware-enforce<="" hardware-enforced="" in="" indicates="" instret="" instret_undefined="" instruction.csr_behavior="" intriger="" is="" mask="" may="" mcountern="" modes="" module="" mtve="" mtver="" of="" register="" satp.mode)="" scounteren_mask="" scountern_undefined="" selected="" specify="" stvec_mask="" styce_mask="" td="" tdatal="" that="" the="" undefined="" uns32="" uns64="" wisi.snop="" writable=""><td>enable_CSR_bus</td><td>Boolean</td><td></td></c0)+(1<c8)>	enable_CSR_bus	Boolean	
a value of 0 implies no limit	CSR_remap	String	
updatePTEA Boolean Specify whether hardware update of PTE A bit is supported undatePTED Boolean Specify whether hardware update of PTE D bit is supported unaligned Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify whether the processor supports unaligned memory accesses for AMO instructions ASID.bits Uns32 Specify the number of implemented ASID bits Ir.sc.grain Uns32 Specify byte granularity of II/sc lock region (constrained to a power of two) PMP.grain Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP.max.page Uns32 Specify the number of implemented PMP address registers PMP.decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv.modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in saturation.	ASID_cache_size	Uns32	
updatePTED Boolean Specify whether hardware update of PTE D bit is supported unaligned Boolean Specify whether the processor supports unaligned memory accesses unalignedAMO Boolean Specify whether the processor supports unaligned memory accesses for AMO instructions ASID_bits Uns32 Specify the number of implemented ASID bits Ir.sc.grain Uns32 Specify the number of implemented PMP address registers PMP.grain Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP.max.page Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP.max.page Uns32 Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP.decompose Boolean Boeify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp.MODE)	Memory		
unaligned Boolean Specify whether the processor supports unaligned memory accesses for AMO instructions ASID bits Uns32 Specify the number of implemented ASID bits lr.sc.grain Uns32 Specify byte granularity of ll/sc lock region (constrained to a power of two) PMP_grain Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP_registers Uns32 Specify the maximum size of PMP address registers PMP.max_page Uns32 Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP.decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv.modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<0>) indicates "bare" and "Sv39" modes may be selected in satp.MODE) Instruction_CSR_Behavior Wfi.is.nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcountenihibit registers noinhibit.mask Uns32 Specify hardware-enforced mask of always-zero bits in mcountinhibit registers cycle.undefined Boolean Specify that the cycle CSR is undefined	updatePTEA	Boolean	
unalignedAMO Boolean Specify whether the processor supports unaligned memory accesses for AMO instructions ASID.bits Uns32 Specify the number of implemented ASID bits Ir.sc.grain Uns32 Specify byte granularity of ll/sc lock region (constrained to a power of two) PMP.grain Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP.grain Uns32 Specify the number of implemented PMP address registers PMP.max.page Uns32 Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP.decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv.modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp.MODE)		Boolean	
ASID.bits Uns32 Specify the number of implemented ASID bits lr.sc.grain Uns32 Specify byte granularity of ll/sc lock region (constrained to a power of two) PMP.grain Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP.grain Uns32 Specify the number of implemented PMP address registers PMP.max.page Uns32 Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP.decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv.modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp.MODE) Instruction.CSR.Behavior wfi.is.nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren.mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers specify hardware-enforced mask of always-zero bits in mcountinhibit register cycle.undefined Boolean Specify that the cycle CSR is undefined instruct.undefined Boolean Specify that the imstret CSR is undefined bring.undefined Boolean Specify that the imstret CSR is undefined CSR.Masks Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec.mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdatal.mask Uns64 Specify hardware-enforced mask of writable bits in intregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in in pregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in intregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in intregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in intregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in intregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in intregister mip.mask Uns64 Specify hardware-enforced mask of writable bits in intregister			
P.Sc.grain	_	Boolean	AMO instructions
PMP_grain Uns32 Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc) PMP_registers Uns32 Specify the number of implemented PMP address registers PMP_max_page Uns32 Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP_decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv_modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp_MODE) Instruction_CSR_Behavior wfi.is_nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers noinhibit_mask Uns32 Specify that the cycle CSR is undefined time_undefined Boolean Specify that the instret CSR is undefined time_undefined Boolean Specify that the instret CSR is undefined hpmcounter_undefined Boolean Specify that the instret CSR is undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register tdatal_mask Uns64 Specify hardware-enforced mask of writable bits in trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mip_mask Uns64 Specify hardware-enforced mask of writa			
PMP_registers Uns32 Specify the number of implemented PMP address registers PMP_max_page Uns32 Specify the maximum size of PMP region to map if non-zero (may improve performance; constrained to a power of two) PMP_decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv_modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp_MODE) Instruction_CSR_Behavior wfi.is_nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers noinhibit_mask Uns32 Specify that the cycle CSR is undefined ims_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the imstret CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdatal_mask Uns64 Specify hardware-enforced mask of writable bits in frigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit	lr_sc_grain	Uns32	two)
PMP_max_page Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv_modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp_MODE) Instruction_CSR_Behavior wfi_is_nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers cycle_undefined Boolean Specify that the cycle CSR is undefined lime_undefined Boolean Specify that the instret CSR is undefined limetrundefined Boolean Specify that the instret CSR is undefined lpmcounter_undefined Boolean Specify that the instret CSR is undefined lpmcounter_undefined Boolean Specify that the instret CSR is undefined lpmcounter_undefined Boolean Specify that the instret CSR is undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register tdatal_mask Uns64 Specify hardware-enforced mask of writable bits in trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit		Uns32	
PMP_decompose Boolean Whether unaligned PMP accesses are decomposed into separate aligned accesses Sv_modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp_MODE) Instruction_CSR_Behavior wfi.is_nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers noinhibit_mask Uns32 Specify hardware-enforced mask of always-zero bits in mcountinhibit register cycle_undefined Boolean Specify that the cycle CSR is undefined time_undefined Boolean Specify that the time CSR is undefined time_undefined Boolean Specify that the time CSR is undefined time_undefined Boolean Specify that the instret CSR is undefined time_undefined Boolean Specify that the instret CSR is undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register mtvec_sext Boolean Specify hardware-enforced mask of writable bits in sip register			
Sv_modes Uns32 Specify bit mask of implemented address translation modes (e.g. (1<<0)+(1<<8) indicates "bare" and "Sv39" modes may be selected in satp.MODE) Instruction_CSR_Behavior wfi_is_nop Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers specify hardware-enforced mask of always-zero bits in mcountinhibit register cycle_undefined Boolean Specify that the cycle CSR is undefined time_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined Specify that the hpmcounter CSRs are undefined CSR_Masks Three_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdatal register stp_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in sip register stp_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Specify hardware-enforced mask of writable bits in sip register Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Specify whether mtvec is sign-extended from most-significant bit	PMP_max_page	Uns32	performance; constrained to a power of two)
Instruction_CSR_Behavior wfi_is_nop Boolean Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) Specify hardware-enforced mask of writable bits in mcounteren/scounteren_mask Uns32 Specify hardware-enforced mask of always-zero bits in mcountinhibit register Specify that the cycle CSR is undefined Specify that the instret CSR is undefined Instret_undefined Boolean Specify that the instret CSR is undefined Specify that the hymcounter CSRs are undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdatal_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register sp_mask Uns64 Specify hardware-enforced mask of writable bits in sip register sp_mask Uns64 Specify hardware-enforced mask of writable bits in envefg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit	-	Boolean	accesses
Boolean Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts) Counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers noinhibit_mask Uns32 Specify hardware-enforced mask of always-zero bits in mcountinhibit register cycle_undefined Boolean Specify that the cycle CSR is undefined time_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined hpmcounter_undefined Boolean Specify that the instret CSR is undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit		Uns32	(1 << 0)+(1 << 8) indicates "bare" and "Sv39" modes may be selected in
counteren_mask Uns32 Specify hardware-enforced mask of writable bits in mcounteren/scounteren registers noinhibit_mask Uns32 Specify hardware-enforced mask of always-zero bits in mcountinhibit register cycle_undefined Boolean Specify that the cycle CSR is undefined time_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined Boolean Specify that the instret CSR is undefined CSR_Masks Tus64 Specify hardware-enforced mask of writable bits in mtvec register tdatal_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in sip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
teren registers noinhibit_mask Uns32 Specify hardware-enforced mask of always-zero bits in mcountinhibit register cycle_undefined Boolean Specify that the cycle CSR is undefined time_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined hpmcounter_undefined Boolean Specify that the instret CSR is undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1 register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in sip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			waiting for interrupts)
ister cycle_undefined Boolean Specify that the cycle CSR is undefined time_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined hpmcounter_undefined Boolean Specify that the hpmcounter CSRs are undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdata1_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1 register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in sip register specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit		0 222 0 2	teren registers
time_undefined Boolean Specify that the time CSR is undefined instret_undefined Boolean Specify that the instret CSR is undefined hpmcounter_undefined Boolean Specify that the hpmcounter CSRs are undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdatal_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdatal register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			ister
instret_undefined Boolean Specify that the instret CSR is undefined hpmcounter_undefined Boolean Specify that the hpmcounter CSRs are undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdata1_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1_register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in sip register mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
hpmcounter_undefined Boolean Specify that the hpmcounter CSRs are undefined CSR_Masks mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdata1_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1 register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
mtvec_mask Uns64 Specify hardware-enforced mask of writable bits in mtvec register stvec_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register tdata1_mask Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1 register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
mtvec_maskUns64Specify hardware-enforced mask of writable bits in mtvec registerstvec_maskUns64Specify hardware-enforced mask of writable bits in stvec registertdata1_maskUns64Specify hardware-enforced mask of writable bits in Trigger Module tdata1 registermip_maskUns64Specify hardware-enforced mask of writable bits in mip registersip_maskUns64Specify hardware-enforced mask of writable bits in sip registerenvcfg_maskUns64Specify hardware-enforced mask of writable bits in envcfg registersmtvec_sextBooleanSpecify whether mtvec is sign-extended from most-significant bit		Boolean	Specify that the approximetr CSRs are undefined
tdata1_mask Uns64 Specify hardware-enforced mask of writable bits in stvec register Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1 register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit		IIng64	Specify hardware enforced most of writeble hite in myses register
Uns64 Specify hardware-enforced mask of writable bits in Trigger Module tdata1 register mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
mip_mask Uns64 Specify hardware-enforced mask of writable bits in mip register sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			Specify hardware-enforced mask of writable bits in Trigger Module tdata1
sip_mask Uns64 Specify hardware-enforced mask of writable bits in sip register envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit	mip mask	Uns64	
envcfg_mask Uns64 Specify hardware-enforced mask of writable bits in envcfg registers mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
mtvec_sext Boolean Specify whether mtvec is sign-extended from most-significant bit			
	stvec_sext	Boolean	Specify whether styec is sign-extended from most-significant bit

MXL_writable	Boolean	Specify that misa.MXL is writable (feature under development)
$SXL_{writable}$	Boolean	Specify that mstatus.SXL is writable (feature under development)
UXL_writable	Boolean	Specify that mstatus.UXL is writable (feature under development)
Trigger		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
tinfo_undefined	Boolean	Specify that the tinfo CSR is undefined
tcontrol_undefined	Boolean	Specify that the tcontrol CSR is undefined
mcontext_undefined	Boolean	Specify that the moontext CSR is undefined
scontext_undefined	Boolean	Specify that the scontext CSR is undefined
$mscontext_undefined$	Boolean	Specify that the mscontext CSR is undefined (Debug Version 0.14.0 and later)
amo_trigger	Boolean	Specify whether AMO load/store operations activate triggers
no_hit	Boolean	Specify that tdata1.hit is unimplemented
no_sselect_2	Boolean	Specify that textra.sselect=2 is not supported (no trigger match by ASID)
trigger_num	Uns32	Specify the number of implemented hardware triggers
tinfo	Uns32	Override tinfo register (for all triggers)
mcontext_bits	Uns32	Specify the number of implemented bits in mcontext
scontext_bits	Uns32	Specify the number of implemented bits in scontext
mvalue_bits	Uns32	Specify the number of implemented bits in textra.mvalue (if zero, tex-
		tra.mselect is tied to zero)
svalue_bits	Uns32	Specify the number of implemented bits in textra.svalue (if zero, tex-
		tra.sselect is tied to zero)
mcontrol_maskmax	Uns32	Specify mcontrol.maskmax value
Other_Extensions		X V
Svnapot_page_mask	Uns64	Specify mask of implemented Synapot intermediate page sizes (e.g. 1<<16
1 1 0		means 64KiB contiguous regions are supported)
Smstateen	Boolean	Specify that Smstateen is implemented
Sypbmt	Boolean	Specify that Sypbmt is implemented
Svinval	Boolean	Specify that Svinval is implemented
Zicsr	Boolean	Specify that Zicsr is implemented
Zifencei	Boolean	Specify that Zifencei is implemented
Zicbom	Boolean	Specify that Zicbom is implemented
Zicbop	Boolean	Specify that Zicbop is implemented
Zicboz	Boolean	Specify that Zicboz is implemented
Zmmul	Boolean	Specify that Zmmul is implemented
CSR_Defaults		art of the state o
mvendorid	Uns64	Override mvendorid register
marchid	Uns64	Override marchid register
mimpid	Uns64	Override mimpid register
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if
		this is an SMP variant)
mconfigptr	Uns64	Override mconfigptr register
mtvec	Uns64	Override mtvec register
Compressed_Extension		
Zcea_version	Enumeration	Specify version of Zcea implemented (none or 0.50.1)
Zceb_version	Enumeration	Specify version of Zeeb implemented (none or 0.50.1)
Zcee_version	Enumeration	Specify version of Zeee implemented (none or 1.0.0-rc)
Fast_Interrupt		1 0 11 11 11 (
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC absent

Table 8.1: Parameters that can be set in: Hart

8.1 Parameters with enumerated types

8.1.1 Parameter user_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20191213
20190305	Deprecated and equivalent to 20191213
20191213	User Architecture Version 20191213

Table 8.2: Values for Parameter user_version

8.1.2 Parameter priv_version

Set to this value	Description
1.10	Privileged Architecture Version 1.10
1.11	Deprecated and equivalent to 20190608
20190405	Deprecated and equivalent to 20190608
20190608	Privileged Architecture Version Ratified-IMFDQC-and-Priv-v1.11
20211203	Privileged Architecture Version 20211203
master	Privileged Architecture Master Branch as of commit 6bdeb58 (this is subject to change)

Table 8.3: Values for Parameter priv_version

8.1.3 Parameter vector_version

Set to this value	Description
0.7.1-draft-20190605	Vector Architecture Version 0.7.1-draft-20190605
0.7.1-draft-20190605+	Vector Architecture Version 0.7.1-draft-20190605 with custom features (not for general use)
0.8-draft-20190906	Vector Architecture Version 0.8-draft-20190906
0.8-draft-20191004	Vector Architecture Version 0.8-draft-20191004
0.8-draft-20191117	Vector Architecture Version 0.8-draft-20191117
0.8-draft-20191118	Vector Architecture Version 0.8-draft-20191118
0.8	Vector Architecture Version 0.8
0.9	Vector Architecture Version 0.9
1.0-draft-20210130	Vector Architecture Version 1.0-draft-20210130
1.0-rc1-20210608	Vector Architecture Version 1.0-rc1-20210608
1.0	Vector Architecture Version 1.0 (frozen for public review)
master	Vector Architecture Master Branch as of commit 8cdce6c (this is subject to change)

Table 8.4: Values for Parameter vector_version

8.1.4 Parameter debug_version

Set to this value	Description
0.13.2-DRAFT	RISC-V External Debug Support Version 0.13.2-DRAFT
0.14.0-DRAFT	RISC-V External Debug Support Version 0.14.0-DRAFT
1.0.0-STABLE	RISC-V External Debug Support Version 1.0.0-STABLE

Table 8.5: Values for Parameter debug_version

8.1.5 Parameter rnmi_version

Set to this value	Description
none	RNMI not implemented
0.2.1	RNMI version 0.2.1

Table 8.6: Values for Parameter rnmi_version

8.1.6 Parameter Smepmp_version

Set to this value	Description
none	Smepmp not implemented
0.9.5	Smepmp version 0.9.5

Table 8.7: Values for Parameter Smepmp_version

8.1.7 Parameter fp16_version

Set to this value	Description
none	No 16-bit floating point implemented
IEEE754	IEEE 754 half precision implemented
BFLOAT16	BFLOAT16 implemented

Table 8.8: Values for Parameter fp16_version

8.1.8 Parameter mstatus_fs_mode

Set to this value	Description
write_1	Any non-zero flag result sets mstatus.fs dirty
write_any	Any write of flags sets mstatus.fs dirty
always_dirty	mstatus.fs is either off or dirty

Table 8.9: Values for Parameter mstatus_fs_mode

8.1.9 Parameter debug_mode

Set to this value	Description
none	Debug mode not implemented
vector	Debug mode implemented by execution at vector
interrupt	Debug mode implemented by interrupt
halt	Debug mode implemented by halt

Table 8.10: Values for Parameter debug_mode

8.1.10 Parameter Zfinx_version

Set to this value	Description
none	Zfinx not implemented
0.4	Zfinx version 0.4
0.41	Zfinx version 0.41

Table 8.11: Values for Parameter Zfinx_version

8.1.11 Parameter Zcea_version

Set to this value	Description
none	Zcea not implemented
0.50.1	Zcea version 0.50.1

Table 8.12: Values for Parameter Zcea_version

8.1.12 Parameter Zceb_version

Set to this value	Description	
none	Zceb not implemented	
0.50.1	Zceb version 0.50.1	

Table 8.13: Values for Parameter Zceb_version

8.1.13 Parameter Zcee_version

Set to this value	Description	
none	Zcee not implemented	
1.0.0-rc	Zcee version 1.0.0-rc	

Table 8.14: Values for Parameter Zcee_version

8.2 Parameter values

These are the current parameter values.

Name	Value
Fundamental	
variant	RV64GCV
user_version	20191213
priv_version	20211203
Smepmp_version	none
numHarts	0
endian	none
enable_expanded	F
endianFixed	F
misa_MXL	2
misa_Extensions	0x34112d
add_Extensions	
sub_Extensions	
misa_Extensions_mask	0x20112d
add_Extensions_mask	
sub_Extensions_mask	
add_implicit_Extensions	
sub_implicit_Extensions	
${f Vector_Extension}$	
vector_version	1.0
fp16_version	none

require_vstart0	F	
align_whole	F	
vill_trap	F	
mstatus_VS	0	
ELEN	64	
SLEN	64	
VLEN	0x200	
EEW_index	0	
SEW_min	8	
agnostic_ones	F	
Zvlsseg	T	
Zvamo	T	
Zvediv	F	
Zvqmac	T	
Zve32x	F	
Zve32f	F	
Zve64x	F	
Zve64f	F	
Zve64d	F	
Debug_Extension		
debug_version	1.0.0-STABLE	
debug_mode	none	
Interrupts_Exceptions		
rnmi_version	none	
$mtvec_is_ro$	F	
$tvec_align$	0	
ecode_mask	0x7ffffffffffff	
ecode_nmi	0	
tval_zero	F	
tval_zero_ebreak	F	
tval_ii_code	T	
$trap_preserves_lr$	F	
$xret_preserves_lr$	F	
reset_address	0	
nmi_address	0	
CLINT_address	0	
local_int_num	0	
$unimp_int_mask$	0	
force_mideleg	0	
$force_sideleg$	0	
no_ideleg	0	
no_edeleg	0	
external_int_id	F	
Floating_Point		
$mstatus_fs_mode$	$write_{-1}$	

d_requires_f	F
enable_fflags_i	F
mstatus_FS	0
Zfh	F
Zfhmin	F
Zfinx_version	none
Simulation_Artifact	110110
use_hw_reg_names	F
ABI_d	T
verbose	F
traceVolatile	F
enable_CSR_bus	F
CSR_remap	
ASID_cache_size	8
Memory	
updatePTEA	F
updatePTED	F
unaligned	F
unalignedAMO	F
ASID_bits	16
lr_sc_grain	1
PMP_grain	0
PMP_registers	16
PMP_max_page	0
PMP_decompose	F
Sv_modes	0x701
Instruction_CSR_Behavior	
wfi_is_nop	F
counteren_mask	0xfffffff
$noinhibit_mask$	0
cycle_undefined	F
time_undefined	F
$instret_undefined$	F
hpmcounter_undefined	F
CSR_Masks	
mtvec_mask	0
stvec_mask	0
tdata1_mask	0xfffffffffffff
mip_mask	0x337
sip_mask	0x103
envcfg_mask	0x80000000000000001
mtvec_sext	F
stvec_sext	F
MXL_{-} writable	F
$SXL_{writable}$	F

UXL_writable	F
Trigger	
tinfo_undefined	F
tcontrol_undefined	F
mcontext_undefined	F
scontext_undefined	F
mscontext_undefined	F
amo_trigger	F
no_hit	F
no_sselect_2	F
trigger_num	4
tinfo	125
mcontext_bits	13
scontext_bits	34
mvalue_bits	13
svalue_bits	34
mcontrol_maskmax	63
Other_Extensions	
Svnapot_page_mask	0
Smstateen	F
Svpbmt	F
Svinval	F
Zicsr	T
Zifencei	T
Zicbom	F
Zicbop	F
Zicboz	F
Zmmul	F
CSR_Defaults	
mvendorid	0
marchid	0
mimpid	0
mhartid	0
mconfigptr	0
mtvec	0
Compressed_Extension	
Zcea_version	none
Zceb_version	none
Zcee_version	none
Fast_Interrupt	
CLICLEVELS	0

Table 8.15: Parameter values

Execution Modes

Mode	Code	Description
User	0	User mode
Supervisor	1	Supervisor mode
Machine	3	Machine mode

Table 9.1: Modes implemented in: Hart

Exceptions

Exception	Code	Description	
InstructionAddressMisaligned	0	Fetch from unaligned address	
InstructionAccessFault	1	No access permission for fetch	
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-	
		tion	
Breakpoint	3	EBREAK instruction executed	
LoadAddressMisaligned	4	Load from unaligned address	
LoadAccessFault	5	No access permission for load	
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned	
		address	
StoreAMOAccessFault	7	No access permission for store/atomic memory	
		operation	
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode	
EnvironmentCallFromSMode	9	ECALL instruction executed in Supervisor	
		mode	
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode	
InstructionPageFault	12	Page fault at fetch address	
LoadPageFault	13	Page fault at load address	
StoreAMOPageFault	15	Page fault at store/atomic memory operation	
		address	
SSWInterrupt	65	Supervisor software interrupt	
MSWInterrupt	67	Machine software interrupt	
STimerInterrupt	69	Supervisor timer interrupt	
MTimerInterrupt	71	Machine timer interrupt	
SExternalInterrupt	73	Supervisor external interrupt	
MExternalInterrupt	75	Machine external interrupt	

Table 10.1: Exceptions implemented in: Hart

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

11.1 Level 1: Hart

This level in the model hierarchy has 5 commands.

This level in the model hierarchy has 7 register groups:

Group name	Registers
Core	33
Floating_point	32
Vector	32
User_Control_and_Status	42
Supervisor_Control_and_Status	13
Machine_Control_and_Status	158
Integration_support	5

Table 11.1: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

12.1 Level 1: Hart

12.1.1 dumpTLB

12.1.1.1 Argument description

show TLB contents

12.1.2 getCSRIndex

Return index for a named CSR (or -1 if no matching CSR)

Argument	Type	Description
-name	String	CSR name

Table 12.1: getCSRIndex command arguments

12.1.3 isync

specify instruction address range for synchronous execution

Argument	Type	Description	
-addresshi	Uns64	end address of synchronous execution range	
-addresslo	Uns64	start address of synchronous execution range	

Table 12.2: isync command arguments

12.1.4 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing

-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.3: itrace command arguments

12.1.5 listCSRs

12.1.5.1 Argument description

List all CSRs in index order

Registers

13.1 Level 1: Hart

13.1.1 Core

Registers at level:1, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	64	0	r-	
ra	64	0	rw	
sp	64	0	rw	stack pointer
gp	64	0	rw	
tp	64	0	rw	
t0	64	0	rw	
t1	64	0	rw	
t2	64	0	rw	
s0	64	0	rw	
s1	64	0	rw	
a0	64	0	rw	
a1	64	0	rw	
a2	64	0	rw	
a3	64	0	rw	
a4	64	0	rw	
a5	64	0	rw	
a6	64	0	rw	
a7	64	0	rw	
s2	64	0	rw	
s3	64	0	rw	
s4	64	0	rw	
s5	64	0	rw	
s6	64	0	rw	
s7	64	0	rw	
s8	64	0	rw	
s9	64	0	rw	
s10	64	0	rw	
s11	64	0	rw	
t3	64	0	rw	
t4	64	0	rw	
t5	64	0	rw	
t6	64	0	rw	
pc	64	0	rw	program counter

Table 13.1: Registers at level 1, type:Hart group:Core

13.1.2 Floating_point

Registers at level:1, type:Hart group:Floating_point

Name	Bits	Initial-Hex	RW	Description
ft0	64	0	rw	
ft1	64	0	rw	
ft2	64	0	rw	
ft3	64	0	rw	
ft4	64	0	rw	
ft5	64	0	rw	
ft6	64	0	rw	
ft7	64	0	rw	
fs0	64	0	rw	
fs1	64	0	rw	
fa0	64	0	rw	
fa1	64	0	rw	
fa2	64	0	rw	
fa3	64	0	rw	
fa4	64	0	rw	
fa5	64	0	rw	
fa6	64	0	rw	
fa7	64	0	rw	
fs2	64	0	rw	
fs3	64	0	rw	
fs4	64	0	rw	
fs5	64	0	rw	
fs6	64	0	rw	
fs7	64	0	rw	
fs8	64	0	rw	
fs9	64	0	rw	
fs10	64	0	rw	
fs11	64	0	rw	
ft8	64	0	rw	
ft9	64	0	rw	
ft10	64	0	rw	
ft11	64	0	rw	

Table 13.2: Registers at level 1, type:Hart group:Floating_point

13.1.3 Vector

Registers at level:1, type:Hart group:Vector

Name	Bits	Initial-Hex	RW	Description
v0	512	-	rw	
v1	512	-	rw	
v2	512	-	rw	
v3	512	-	rw	
v4	512	-	rw	
v5	512	-	rw	
v6	512	-	rw	

v8 512 - rw v9 512 - rw v10 512 - rw v11 512 - rw v12 512 - rw v13 512 - rw v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v24 512 - rw v24 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v29 512<					,
v9 512 - rw v10 512 - rw v11 512 - rw v12 512 - rw v13 512 - rw v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v20 512 - rw v21 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512	v7	512	-	rw	
v10 512 - rw v11 512 - rw v12 512 - rw v13 512 - rw v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v29 51			-	rw	
v11 512 - rw v12 512 - rw v13 512 - rw v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v23 512 - rw v24 512 - rw v24 512 - rw v25 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw			-	rw	
v12 512 - rw v13 512 - rw v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v20 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v10	512	-	rw	
v13 512 - rw v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v20 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v11	512	-	rw	
v14 512 - rw v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v12	512	-	rw	
v15 512 - rw v16 512 - rw v17 512 - rw v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v13	512	-	rw	
v16 512 - rw v17 512 - rw v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v14	512	-	rw	
v17 512 - rw v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v15	512	-	rw	
v18 512 - rw v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v16	512	-	rw	
v19 512 - rw v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v17	512	-	rw	
v20 512 - rw v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v18	512	-	rw	
v21 512 - rw v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v19		-	rw	
v22 512 - rw v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v20	512	-	rw	
v23 512 - rw v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v21	512	-	rw	
v24 512 - rw v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw			-	rw	
v25 512 - rw v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v23	512	-	rw	
v26 512 - rw v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v24	512	-	rw	
v27 512 - rw v28 512 - rw v29 512 - rw v30 512 - rw	v25	512	-	rw	
v28 512 - rw v29 512 - rw v30 512 - rw	v26	512	-	rw	
v29 512 - rw v30 512 - rw	v27	512	-	rw	
v30 512 - rw	v28	512	-	rw	
	v29	512	-	rw	
v31 512 - rw	v30	512	-	rw	
	v31	512	-	rw	

Table 13.3: Registers at level 1, type:Hart group:Vector

13.1.4 User_Control_and_Status

Registers at level:1, type:Hart group:User_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
fflags	64	0	rw	Floating-Point Flags
frm	64	0	rw	Floating-Point Rounding Mode
fcsr	64	0	rw	Floating-Point Control and Status
vstart	64	0	rw	Vector Start Index
vxsat	64	0	rw	Fixed-Point Saturate Flag
vxrm	64	0	rw	Fixed-Point Rounding Mode
vcsr	64	0	rw	Vector Control and Status
cycle	64	0	r-	Cycle Counter
time	64	0	r-	Timer
instret	64	0	r-	Instructions Retired
hpmcounter3	64	0	r-	Performance Monitor Counter 3
hpmcounter4	64	0	r-	Performance Monitor Counter 4
hpmcounter5	64	0	r-	Performance Monitor Counter 5
hpmcounter6	64	0	r-	Performance Monitor Counter 6
hpmcounter7	64	0	r-	Performance Monitor Counter 7
hpmcounter8	64	0	r-	Performance Monitor Counter 8
hpmcounter9	64	0	r-	Performance Monitor Counter 9
hpmcounter10	64	0	r-	Performance Monitor Counter 10
hpmcounter11	64	0	r-	Performance Monitor Counter 11
hpmcounter12	64	0	r-	Performance Monitor Counter 12
hpmcounter13	64	0	r-	Performance Monitor Counter 13
hpmcounter14	64	0	r-	Performance Monitor Counter 14
hpmcounter15	64	0	r-	Performance Monitor Counter 15

hpmcounter16	64	0	r-	Performance Monitor Counter 16
hpmcounter17	64	0	r-	Performance Monitor Counter 17
hpmcounter18	64	0	r-	Performance Monitor Counter 18
hpmcounter19	64	0	r-	Performance Monitor Counter 19
hpmcounter20	64	0	r-	Performance Monitor Counter 20
hpmcounter21	64	0	r-	Performance Monitor Counter 21
hpmcounter22	64	0	r-	Performance Monitor Counter 22
hpmcounter23	64	0	r-	Performance Monitor Counter 23
hpmcounter24	64	0	r-	Performance Monitor Counter 24
hpmcounter25	64	0	r-	Performance Monitor Counter 25
hpmcounter26	64	0	r-	Performance Monitor Counter 26
hpmcounter27	64	0	r-	Performance Monitor Counter 27
hpmcounter28	64	0	r-	Performance Monitor Counter 28
hpmcounter29	64	0	r-	Performance Monitor Counter 29
hpmcounter30	64	0	r-	Performance Monitor Counter 30
hpmcounter31	64	0	r-	Performance Monitor Counter 31
vl	64	0	r-	Vector Length
vtype	64	0	r-	Vector Type
vlenb	64	40	r-	Vector Length in Bytes

Table 13.4: Registers at level 1, type:Hart group:User_Control_and_Status

13.1.5 Supervisor_Control_and_Status

Registers at level:1, type:Hart group:Supervisor_Control_and_Status

Name	Bits	Initial-Hex	RW	Description	
sstatus	64	2 00000000	rw	Supervisor Status	
sie	64	0	rw	Supervisor Interrupt Enable	
stvec	64	0	rw	Supervisor Trap-Vector Base-Address	
scounteren	64	0	rw	Supervisor Counter Enable	
senvcfg	64	0	rw	Supervisor Environment Configuration	
sscratch	64	0	rw	Supervisor Scratch	
sepc	64	0	rw	Supervisor Exception Program Counter	
scause	64	0	rw	The state of the s	
stval	64	0	rw	rw Supervisor Trap Value	
sip	64	0	rw	Supervisor Interrupt Pending	
satp	64	0	rw	Supervisor Address Translation and Protection	
scontext	64	0	rw	Trigger Supervisor Context	
mscontext	64	0	rw	Trigger Machine Context Alias	

Table 13.5: Registers at level 1, type:Hart group:Supervisor_Control_and_Status

13.1.6 Machine_Control_and_Status

Registers at level:1, type:Hart group:Machine_Control_and_Status

Name	Bits	Initial-Hex	RW	Description
mstatus	64	a 00000000	rw	Machine Status
misa	64	80000000	rw	ISA and Extensions
		0034112d		
medeleg	64	0	rw	Machine Exception Delegation
mideleg	64	0	rw	Machine Interrupt Delegation
mie	64	0	rw	Machine Interrupt Enable
mtvec	64	0	rw	Machine Trap-Vector Base-Address

	1 04			M. I. G. A. P. II
mcounteren	64	0	rw	Machine Counter Enable
menvcfg	64	0	rw	Machine Environment Configuration
mcountinhibit	64	0	rw	Machine Counter Inhibit
mhpmevent3	64	0	rw	Machine Performance Monitor Event Select 3
mhpmevent4	64	0	rw	Machine Performance Monitor Event Select 4
mhpmevent5	64	0	rw	Machine Performance Monitor Event Select 5
mhpmevent6	64	0	rw	Machine Performance Monitor Event Select 6
mhpmevent7	64	0	rw	Machine Performance Monitor Event Select 7
mhpmevent8	64	0	rw	Machine Performance Monitor Event Select 8
mhpmevent9	64	0	rw	Machine Performance Monitor Event Select 9
mhpmevent10	64	0	rw	Machine Performance Monitor Event Select 10
mhpmevent11	64	0	rw	Machine Performance Monitor Event Select 11
mhpmevent12	64	0	rw	Machine Performance Monitor Event Select 12
mhpmevent13	64	0	rw	Machine Performance Monitor Event Select 13
mhpmevent14	64	0	rw	Machine Performance Monitor Event Select 14
mhpmevent15	64	0	rw	Machine Performance Monitor Event Select 15
mhpmevent16	64	0	rw	Machine Performance Monitor Event Select 16
mhpmevent17	64	0	rw	Machine Performance Monitor Event Select 17
mhpmevent18	64	0	rw	Machine Performance Monitor Event Select 18
mhpmevent19	64	0	rw	Machine Performance Monitor Event Select 19
mhpmevent20	64	0	rw	Machine Performance Monitor Event Select 19
mhpmevent21	64	0		Machine Performance Monitor Event Select 20 Machine Performance Monitor Event Select 21
mhpmevent22	64	0	rw	Machine Performance Monitor Event Select 21 Machine Performance Monitor Event Select 22
mhpmevent23	64	0	rw	Machine Performance Monitor Event Select 22 Machine Performance Monitor Event Select 23
	64	0	rw	Machine Performance Monitor Event Select 25 Machine Performance Monitor Event Select 24
mhpmevent24			rw	
mhpmevent25	64	0	rw	Machine Performance Monitor Event Select 25
mhpmevent26	64	0	rw	Machine Performance Monitor Event Select 26
mhpmevent27	64	0	rw	Machine Performance Monitor Event Select 27
mhpmevent28	64	0	rw	Machine Performance Monitor Event Select 28
mhpmevent29	64	0	rw	Machine Performance Monitor Event Select 29
mhpmevent30	64	0	rw	Machine Performance Monitor Event Select 30
mhpmevent31	64	0	rw	Machine Performance Monitor Event Select 31
mscratch	64	0	rw	Machine Scratch
mepc	64	0	rw	Machine Exception Program Counter
mcause	64	0	rw	Machine Cause
mtval	64	0	rw	Machine Trap Value
mip	64	0	rw	Machine Interrupt Pending
pmpcfg0	64	0	rw	Physical Memory Protection Configuration 0
pmpcfg2	64	0	rw	Physical Memory Protection Configuration 2
pmpcfg4	64	0	rw	Physical Memory Protection Configuration 4
pmpcfg6	64	0	rw	Physical Memory Protection Configuration 6
pmpcfg8	64	0	rw	Physical Memory Protection Configuration 8
pmpcfg10	64	0	rw	Physical Memory Protection Configuration 10
pmpcfg12	64	0	rw	Physical Memory Protection Configuration 12
pmpcfg14	64	0	rw	Physical Memory Protection Configuration 14
pmpaddr0	64	0	rw	Physical Memory Protection Address 0
pmpaddr1	64	0	rw	Physical Memory Protection Address 1
pmpaddr2	64	0	rw	Physical Memory Protection Address 2
pmpaddr3	64	0	rw	Physical Memory Protection Address 3
pmpaddr4	64	0	rw	Physical Memory Protection Address 4
pmpaddr5	64	0	_	Physical Memory Protection Address 5
	64	0	rw	Physical Memory Protection Address 6
pmpaddr6			rw	
pmpaddr7	64	0	rw	Physical Memory Protection Address 7
pmpaddr8	64	0	rw	Physical Memory Protection Address 8
pmpaddr9	64	0	rw	Physical Memory Protection Address 9
pmpaddr10	64	0	rw	Physical Memory Protection Address 10

	_	1		
pmpaddr11	64	0	rw	Physical Memory Protection Address 11
pmpaddr12	64	0	rw	Physical Memory Protection Address 12
pmpaddr13	64	0	rw	Physical Memory Protection Address 13
pmpaddr14	64	0	rw	Physical Memory Protection Address 14
pmpaddr15	64	0	rw	Physical Memory Protection Address 15
pmpaddr16	64	0	rw	Physical Memory Protection Address 16
pmpaddr17	64	0	rw	Physical Memory Protection Address 17
pmpaddr18	64	0	rw	Physical Memory Protection Address 18
pmpaddr19	64	0	rw	Physical Memory Protection Address 19
pmpaddr20	64	0	rw	Physical Memory Protection Address 20
pmpaddr21	64	0	rw	Physical Memory Protection Address 21
pmpaddr22	64	0	rw	Physical Memory Protection Address 22
pmpaddr23	64	0	rw	Physical Memory Protection Address 23
pmpaddr24	64	0	rw	Physical Memory Protection Address 24
pmpaddr25	64	0	rw	Physical Memory Protection Address 25
pmpaddr26	64	0	rw	Physical Memory Protection Address 26
pmpaddr27	64	0	rw	Physical Memory Protection Address 27
pmpaddr28	64	0	rw	Physical Memory Protection Address 28
pmpaddr29	64	0	rw	Physical Memory Protection Address 29
pmpaddr30	64	0	rw	Physical Memory Protection Address 30
pmpaddr31	64	0	rw	Physical Memory Protection Address 31
pmpaddr32	64	0	rw	Physical Memory Protection Address 32
pmpaddr33	64	0	rw	Physical Memory Protection Address 33
pmpaddr34	64	0	rw	Physical Memory Protection Address 34
pmpaddr35	64	0	rw	Physical Memory Protection Address 35
pmpaddr36	64	0	rw	Physical Memory Protection Address 36
pmpaddr37	64	0	rw	Physical Memory Protection Address 37
pmpaddr38	64	0	rw	Physical Memory Protection Address 38
pmpaddr39	64	0	rw	Physical Memory Protection Address 39
pmpaddr40	64	0	rw	Physical Memory Protection Address 40
pmpaddr41	64	0	rw	Physical Memory Protection Address 41
pmpaddr42	64	0	rw	Physical Memory Protection Address 42
pmpaddr43	64	0	rw	Physical Memory Protection Address 43
pmpaddr44	64	0	rw	Physical Memory Protection Address 44
pmpaddr45	64	0	rw	Physical Memory Protection Address 45
pmpaddr46	64	0	rw	Physical Memory Protection Address 46
pmpaddr47	64	0	rw	Physical Memory Protection Address 47
pmpaddr48	64	0	rw	Physical Memory Protection Address 48
pmpaddr49	64	0	rw	Physical Memory Protection Address 49
pmpaddr50	64	0	rw	Physical Memory Protection Address 50
pmpaddr51	64	0	rw	Physical Memory Protection Address 51
pmpaddr52	64	0	rw	Physical Memory Protection Address 52
pmpaddr53	64	0	rw	Physical Memory Protection Address 53
pmpaddr54	64	0	rw	Physical Memory Protection Address 54
pmpaddr55	64	0	rw	Physical Memory Protection Address 55
pmpaddr56	64	0	rw	Physical Memory Protection Address 56
pmpaddr57	64	0	rw	Physical Memory Protection Address 57
pmpaddr58	64	0	rw	Physical Memory Protection Address 58
pmpaddr59	64	0	rw	Physical Memory Protection Address 59
pmpaddr60	64	0	rw	Physical Memory Protection Address 60
pmpaddr61	64	0	rw	Physical Memory Protection Address 60 Physical Memory Protection Address 61
pmpaddr62	64	0	rw	Physical Memory Protection Address 62
pmpaddr63	64	0	rw	Physical Memory Protection Address 63
tselect	64	0		Trigger Register Select
tdata1	64	0	rw	Trigger Data 1
tdata1	64	0	rw	Trigger Data 1 Trigger Data 2
udataz	04	U	rw	III8801 Data 2

tdata3	64	0	rw	Trigger Data 3
tinfo	64	7d	rw	Trigger Info
tcontrol	64	0	rw	Trigger Control
mcontext	64	0	rw	Trigger Machine Context
mcycle	64	0	rw	Machine Cycle Counter
minstret	64	0	rw	Machine Instructions Retired
mhpmcounter3	64	0	rw	Machine Performance Monitor Counter 3
mhpmcounter4	64	0	rw	Machine Performance Monitor Counter 4
mhpmcounter5	64	0	rw	Machine Performance Monitor Counter 5
mhpmcounter6	64	0	rw	Machine Performance Monitor Counter 6
mhpmcounter7	64	0	rw	Machine Performance Monitor Counter 7
mhpmcounter8	64	0	rw	Machine Performance Monitor Counter 8
mhpmcounter9	64	0	rw	Machine Performance Monitor Counter 9
mhpmcounter10	64	0	rw	Machine Performance Monitor Counter 10
mhpmcounter11	64	0	rw	Machine Performance Monitor Counter 11
mhpmcounter12	64	0	rw	Machine Performance Monitor Counter 12
mhpmcounter13	64	0	rw	Machine Performance Monitor Counter 13
mhpmcounter14	64	0	rw	Machine Performance Monitor Counter 14
mhpmcounter15	64	0	rw	Machine Performance Monitor Counter 15
mhpmcounter16	64	0	rw	Machine Performance Monitor Counter 16
mhpmcounter17	64	0	rw	Machine Performance Monitor Counter 17
mhpmcounter18	64	0	rw	Machine Performance Monitor Counter 18
mhpmcounter19	64	0	rw	Machine Performance Monitor Counter 19
mhpmcounter20	64	0	rw	Machine Performance Monitor Counter 20
mhpmcounter21	64	0	rw	Machine Performance Monitor Counter 21
mhpmcounter22	64	0	rw	Machine Performance Monitor Counter 22
mhpmcounter23	64	0	rw	Machine Performance Monitor Counter 23
mhpmcounter24	64	0	rw	Machine Performance Monitor Counter 24
mhpmcounter25	64	0	rw	Machine Performance Monitor Counter 25
mhpmcounter26	64	0	rw	Machine Performance Monitor Counter 26
mhpmcounter27	64	0	rw	Machine Performance Monitor Counter 27
mhpmcounter28	64	0	rw	Machine Performance Monitor Counter 28
mhpmcounter29	64	0	rw	Machine Performance Monitor Counter 29
mhpmcounter30	64	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	64	0	rw	Machine Performance Monitor Counter 31
mvendorid	64	0	r-	Vendor ID
marchid	64	0	r-	Architecture ID
mimpid	64	0	r-	Implementation ID
mhartid	64	0	r-	Hardware Thread ID
mconfigptr	64	0	r-	Configuration Data Structure

Table 13.6: Registers at level 1, type:Hart group:Machine_Control_and_Status

13.1.7 Integration_support

Registers at level:1, type:Hart group:Integration_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	64	TITTITI TITTITI	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use
PTWStage	8	0	r-	PTW active stage (0:none 1:HS 2:VS 3:G)
PTWInputAddr	64	0	r-	PTW input address
PTWLevel	8	0	r-	PTW active level

Table 13.7: Registers at level 1, type:Hart group:Integration_support