

RISC-V Matrix Specification

Stream Computing Version 0.4a, 06/2024: This document is in development.

Table of Contents

Preamble	1
Copyright and license information	2
Contributors	3
1. Introduction	4
2. Implementation-defined Constant Parameters	5
3. Programmer's Model	6
3.1. Matrix Tile Registers	6
3.2. Matrix Type Register, mtype	7
3.3. Matrix Tile Size Registers, mtilem/mtilek/mtilen	9
3.4. Matrix Start Index Register, mstart	9
3.5. Matrix Control and Status Register, mcsr	9
3.6. Matrix Context Status in mstatus and sstatus	9
4. Instructions	11
4.1. Instruction Formats	11
4.2. Configuration-Setting Instructions	12
4.2.1. mtype Encoding	14
4.2.2. ATM/ATK/ATN Encoding	15
4.2.3. Constraints on Setting mtilem/mtilek/mtilen	16
4.3. Load and Store Instructions	17
4.3.1. Load Instructions	17
4.3.2. Store Instructions	18
4.3.3. Whole Matrix Load & Store Instructions	19
4.4. Data Move Instructions	20
4.4.1. Data Move Instructions between Matrix and Integer	20
4.4.2. Data Move Instructions between Matrix and Float-point	21
4.4.3. Data Broadcast Instructions	21
4.4.4. Matrix Transpose Instructions	22
4.5. Arithmetic and Logic Instructions	23
4.5.1. Matrix Multiplication Instructions	23
4.5.2. Element-Wise Instructions	24
4.6. Type-Convert Instructions	26
5. Intrinsic Examples	29
5.1. Matrix multiplication	29
5.2. Matrix multiplication with left matrix transposed	29
5.3. Matrix transpose without multiplication	
6. Standard Matrix Extensions	31
6.1. Zmi4: Matrix 4-bit Integer Extension	31

	6.2. Zmi8: Matrix 8-bit Integer Extension	. 32
	6.3. Zmi16: Matrix 16-bit Integer Extension	. 33
	6.4. Zmi32: Matrix 32-bit Integer Extension	. 34
	6.5. Zmi64: Matrix 64-bit Integer Extension	. 36
	6.6. Zmf8e4m3: Matrix 8-bit E4M3 Float Point Extension	. 37
	6.7. Zmf8e5m2: Matrix 8-bit E5M2 Float Point Extension	. 38
	6.8. Zmf8e3m4: Matrix 8-bit E3M4 Float Point Extension	. 39
	6.9. Zmf16e5m10: Matrix 16-bit Half-precision Float-point (FP16) Extension	. 41
	6.10. Zmf16e8m7: Matrix 16-bit BFloat (BF16) Extension	. 42
	6.11. Zmf32e8m23: Matrix 32-bit Float-point Extension	. 43
	6.12. Zmf19e8m10: Matrix 19-bit TensorFloat32 (TF32) Extension	. 44
	6.13. Zmf64e11m52: Matrix 64-bit Float-point Extension	. 46
	6.14. Zmv: Matrix for Vector operations	. 47
	6.14.1. Load Instructions	. 47
	6.14.2. Store Instructions	. 48
	6.14.3. Data Move Instructions	. 48
	6.14.4. Intrinsic Example: Matrix multiplication fused with element-wise vector operation	. 50
	6.15. Zmi2c: Im2col Extension	. 51
	6.15.1. CSRs	. 51
	6.15.2. Configuration Instructions	. 53
	6.15.3. Load Unfold Instructions	. 53
	6.15.4. Intrinsic Example: Conv2D.	. 53
	6.15.5. Intrinsic Example: Conv3D.	. 54
	6.15.6. Intrinsic Example: MaxPool2D	. 55
	6.15.7. Intrinsic Example: AvgPool2D	. 56
	6.16. Zmc2i: Col2im Extension	. 57
	6.16.1. CSRs	. 58
	6.16.2. Configuration Instructions	. 58
	6.16.3. Store Fold Instructions	. 58
	6.17. Zmsp: Matrix Sparsity Extension	. 58
	6.17.1. Configuration Instructions	. 59
	6.17.2. Matrix Multiplication Instructions	. 59
7.	Matrix Instruction Listing	. 61

Preamble



This document is in the Development state

Assume everything can change. This draft specification will change before being accepted as standard, so implementations made to this draft specification will likely not conform to the future standard.

Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at creativecommons.org/licenses/by/4.0/.

Copyright © 2022-2024 Stream Computing Inc.

Contributors

This RISC-V specification has been contributed to directly or indirectly by:

- Chaoqun Wang (Stream Computing)
- Chen Chen (Alibaba)
- Fujie Fan (Stream Computing)
- Hui Yao (Stream Computing)
- Jing Qiu (Alibaba)
- Kening Zhang (Stream Computing)
- Kun Hu (Stream Computing)
- Mingxin Zhao (Alibaba)
- Wengan Shao (Alibaba)
- Wenmeng Zhang (Alibaba)
- Xianmiao Qu (Alibaba)
- Xiaoyan Xiang (Alibaba)
- Xin Ouyang (Stream Computing)
- Xin Yang (Stream Computing)
- Yunhai Shang (Alibaba)
- Zhao Jiang (Alibaba)
- Zhiqiang Liu (Stream Computing)
- Zhiwei liu (Alibaba)
- Zhiyong Zhang (Stream Computing)
- · Your name here


We will be very grateful to the huge number of other people who will have helped to improve this specification through their comments, reviews, feedback and questions.

Chapter 1. Introduction

This document describes the matrix extension for RISC-V.

Matrix extension implement matrix multiplications by partitioning the input and output matrix into tiles, which are then stored to matrix registers.

Tile size usually refers to the dimensions of these tiles. For the operation C = AB in figure below, the tile size of C is mtilem \times mtilem, the tile size of A is mtilem \times mtilek and the tile size of B is mtilek \times mtilen.



Each matrix multiplication instruction computes its output tile by stepping through the K dimension in tiles, loading the required values from the A and B matrices, and multiplying and accumulating them into the output.

Matrix extension is strongly inspired by the RISC-V Vector "V" extension.

Chapter 2. Implementation-defined Constant Parameters

Each hart supporting a matrix extension defines three parameters:

- 1. The maximum size in bits of a matrix element that any operation can produce or consume, $ELEN \ge 8$, which must be a power of 2.
- 2. The number of bits in a single matrix tile register, MLEN, which must be a power of 2, and must be no greater than 2^{32} .
- 3. The number of bits in a row of a single matrix tile register, RLEN, which must be a power of 2, and must be no greater than 2^{16} .
- 4. ELEN \leq RLEN \leq MLEN, this supports matrix tile size from 1×1 to $2^{16} \times 2^{16}$.

Chapter 3. Programmer's Model

The matrix extension adds 8 unprivileged CSRs and 16 matrix tile registers to the base scalar RISC-V ISA.


Address **Privilege** Name **Description** 0xXXX**URO** mtype Matrix tile data type register. 0xXXX**URO** mtilem Tile length in m direction. 0xXXX**URO** mtilen Tile length in n direction. 0xXXX**URO** mtilek Tile length in k direction. MLEN/8 (matrix tile register length in bytes). 0xXXX**URO** mlenb RLEN/8 (matrix tile register row length in bytes). 0xXXX**URO** mrlenb **URW** Start element index. 0xXXXmstart 0xXXX**URW** mcsr Matrix control and status register.

Table 1. Matrix CSRs

3.1. Matrix Tile Registers

The matrix extension adds 16 architectural **Tile Registers** (tr0-tr15) for input and output tile matrices.

A **Tile Register** has a fixed MLEN bits of state, where each row has RLEN bits. As a result, there are MLEN/RLEN rows for each tile register in logic.



trO
tr1
tr2
tr3
tr4
tr5
tr6
tr7
tr8
tr9
tr10
tr11
tr12
tr13
tr14
tr15

Tile Register File.

An input matrix of matrix multipliaction instruction only uses one tile register, and large matrix must be split according to the size of tile.

For widening instructions, each output element is wider than input one. An implementation should support double-width output for float-point and quad-width output for integer. To match the width of input and output, an output matrix may be written back to several registers: 2 registers for double-width output and 4 registers for quad-width output.

Widening instructions use continuous registers as their destination. For example, a double-widen instruction uses td and td+1 as the output registers. As a result, the destination register index must be even (i.e., tr0, tr2, tr4, etc.). Odd-indexed td is reserved. A quadruple-widen instruction uses td, td+1, td+2 and td+3 as the output registers. As a result, the destination register index must be a multiple of 4 (i.e., tr0, tr4, tr8, etc.). Other-indexed td is reserved. An octuple-widen instruction uses continuous tile registers from td to td+7 as the output registers. As a result, the destination register index must be a multiple of 8 (i.e., tr0 and tr8). Other-indexed td is reserved.

3.2. Matrix Type Register, mtype

The read-only XLEN-wide *matrix type* CSR, mtype, provides the default type used to interpret the contents of the matrix register file, and can only be updated by msettype{i|hi} and field-set instructions. The matrix type determines the organization of elements in each matrix register.



Allowing updates only via type-set or field-set instructions simplifies maintenance of the mtype register state.

The mtype register has a mill field, a msew field, a ba field and several type fields. Bits mtype [XLEN-2:16] should be written with zero, and non-zero values of this field are reserved.

Table 2. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

The msew field is used to specify the element width of source operands. It is used to calculate the maximum values of matrix size.

For each type field, a value 0 means the corresponding type is disabled. Write non-zero value to enable matrix multiplication operation of the specified type. 0 will be returned and mill will be set if the type is not supported.

For mint4 field, write 1 to enable 4-bit integer where a 8-bit integer will be treated as a pair of 4-bit integers. 0 will be returned if 4-bit integer is not supported.

For mint8 field, write 1 to enable 8-bit integer.

For mint 16 field, write 1 to enable 16-bit integer.

For mint64 field, write 1 to enable 64-bit integer.

For mfp8 field, write 2'b01 to enable E4M3, 2'b10 to enable E5M2, and 2'b11 to enable E3M4. mfp8[1:0] always returns 2'b00 if FP8 is not supported.

For mfp16 field, write 2'b01 to enable IEEE-754 half-precision float point (E5M10), and write 2'b10 to enable BFloat16 (E8M7). 2'b11 is reserved.

For mfp32 field, write 2'b01 to enable IEEE-754 single-precison float point (E8M23), and write 2'b10 to enable TensorFloat32 (E8M10). 2'b11 is reserved.

For mfp64 field, write 1 to enable 64-bit double-precision float point. To support FP64 format, the implementation should support "D" extension at the same time. 0 will be returned if FP64 is not supported.

The mba field indicates that the out-of-bound elements is undisturbed or agnostic. When mba is marked undisturbed (mba=0), the out-of-bound elements in a tile register retain the value they previously held. Otherwise, the out-of-bound elements can be overwritten with any values.

3.3. Matrix Tile Size Registers, mtilem/mtilek/mtilen

The XLEN-bit-wide read-only mtilem/mtilek/mtilen CSRs can only be updated by the msettile{m|k|n}{i} instructions. The registers holds 3 unsigned integers specifying the tile shapes for tiled matrix.

3.4. Matrix Start Index Register, mstart

The mstart read-write CSR specifies the index of the first element to be executed by load/store and element-wise arithmetic instructions. The CSR can be written by hardware on a trap, and its value represents the element on which the trap was taken. The value is the sequential number in row order.

Any legal matrix instruction can reset the mstart to zero at the end of excution.

3.5. Matrix Control and Status Register, mcsr

The mcsr register has 2 fields, and other bits with non-zero value are reserved.

 Bits
 Name
 Description

 XLEN-1:3
 0
 Reserved if non-zero.

 2:1
 mmode[1:0]
 The mode of matrix multiplication.

 0
 msat
 Integer arithmetic instruction accrued saturation flag.

Table 3. mcsr register layout

mmode field indicates the mode of matrix multiplication. mmode = 00 means $C = A \times B$, where the source matrices, A and B, are both organized as the original order. mmode = 01 means $C = A \times BT$, where B is transposed. mmode = 10 means $C = AT \times B$, where A is transposed.

3.6. Matrix Context Status in mstatus and sstatus

A 2-bit matrix context status field should be added to mstatus and shadowed in status. It is defined

analogously to the vector context status field, VS.


Chapter 4. Instructions

4.1. Instruction Formats

The instructions in the matrix extension use 32-bit encoding and a new major opcode OP-M32.


Instruction formats are listed below.

Configuration instructions, where the imm field supports 10-bit immediate operand.




Configuration Instructions.

Load & store instructions, where 1s field indicates the type (load or store), and tr field indicates if the operand in register is transposed. eew field (000-011) indicates the effective element width.




Load/Store Instructions.

Data move instructions, where di field indicates the moving direction.



Data Move Instructions.

Arithmetic and logic instructions, where fp field indicates if the operation is float point, sa field indicates if the result is saturated, and sn field indicates if the source operands are signed (for integer). eew field indicates the effective element width (000-011 for int8-int64, 111 for int4, and 100 to use mtype.msew).



Arithmetic & Logic Instructions.

Type-convert instructions, where fd field indicates if the destination operation is float point, and sn field indicates if the integer operand is signed. eew field indicates the effective element width (000-011 for int8-int64, 111 for int4, and 100 to use mtype.msew). nc field indicates if the destination elements are narrowed and lmul field indicates the group size of source registers for narrower convert.

3	1 2	6 25	24 22	21 20	19	18 15	14 12	11	10 7	6	0	
	funct6	fd	funct3	lmul	sn	ts1	eew	nc	td	OP-M32		

Type-convert Instructions.

4.2. Configuration-Setting Instructions

Due to hardware resource constraints, one of the common ways to handle large-sized matrix multiplications is "tiling", where each iteration of the loop processes a subset of elements, and then continues to iterate until all elements are processed. The Matrix extension provides direct, portable support for this approach.

The block processing of matrix multiplication requires three levels of loops to iterate in the direction of the number of rows of the left matrix (m), the number of columns of the left matrix (k, also the number of rows of the right matrix), and the number of columns of the right matrix (n), given by the application.

The shapes of the matrix tiles to be processed, m (application tile length m or ATM), k (ATK), n (ATN), is used as candidates for mtilem/mtilek/mtilen. Based on microarchitecture implementation and mmode setting, hardware returns a new mtilem/mtilek/mtilen value via a general purpose register (usually smaller), also stored in mtilem/mtilek/mtilen CSR, which is the shape of tile per iteration handled by hardware.

For a simple matrix multiplication example, check out the Section Intrinsic Example, which describes how the code keeps track of the matrices processed by the hardware each iteration.

A set of instructions is provided to allow rapid configuration of the values in mtile* and mtype to match application needs.

The msettype[i|hi] instructions set the mtype CSR based on their arguments, and write the new value of mtype into rd.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype[9:0] setting.
msettypehi rd, imm  # rd = new mtype, imm = new mtype[19:10] setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.
```

The mset* instructions set the specified field of mtype without affecting other fields.

```
msetint rd, int32
                       # rd = new mtype, set mint32 = 1 to enable INT32 type.
msetint rd, int64
                       # rd = new mtype, set mint64 = 1 to enable INT64 type.
# Set float point type fields.
msetfp rd, {fp8|e4m3} # rd = new mtype, set mfp8 = 01 to enable FP8 E4M3 type.
msetfp rd, e5m2
                        # rd = new mtype, set mfp8 = 10 to enable FP8 E5M2 type.
msetfp rd, e3m4
                        # rd = new mtype, set mfp8 = 11 to enable FP8 E3M4 type.
msetfp rd, fp16
                        # rd = new mtype, set mfp16 = 01 to enable FP16 E5M10 type.
msetfp rd, bf16
                       # rd = new mtype, set mfp16 = 10 to enable BF16 E8M7 type.
msetfp rd, fp32
                        # rd = new mtype, set mfp32 = 01 to enable FP32 E8M23 type.
msetfp rd, tf32
                       # rd = new mtype, set mfp32 = 10 to enable TF32 E8M10 type.
msetfp rd, fp64
                        # rd = new mtype, set mfp64 = 1 to enable FP64 type.
```

The munset* instructions unset the specified field of mtype without affecting other fields.

```
munsetint rd, int4
                        # rd = new mtype, set mint4 = 0 to disable INT4 type.
munsetint rd, int8
                        # rd = new mtype, set mint8 = 0 to disable INT8 type.
munsetint rd, int16
                        # rd = new mtype, set mint16 = 0 to disable INT16 type.
munsetint rd, int32
                        # rd = new mtype, set mint32 = 0 to disable INT32 type.
munsetint rd, int64
                        # rd = new mtype, set mint64 = 0 to disable INT64 type.
munsetfp rd, fp8
                        # rd = new mtype, set mfp8 = 00 to disable FP8 type.
munsetfp rd, fp16
                        # rd = new mtype, set mfp16 = 00 to disable FP16 type.
munsetfp rd, fp32
                        # rd = new mtype, set mfp32 = 00 to disable FP32 type.
munsetfp rd, fp64
                        \# rd = new mtype, set mfp64 = 0 to disable FP64 type.
```

The field to be set or unset is specified by inst[18:15] and the value is specified by inst[24:20].

inst[18:15] field 0000 msew 0001 mint4 0010 mint8 0011 mint16 0100 mint32 0101 mint64 0110 mfp8 0111 mfp16 1000 mfp32

Table 4. Field to be set or unset

1001	mfp64
1010	mba

The $msettile\{m|k|n\}[i]$ instructions set the mtilem/mtilek/mtilen CSRs based on their arguments, and write the new value into rd.

```
msettilemi rd, imm  # rd = new mtilem, imm = ATM
msettilem rd, rs1  # rd = new mtilem, rs1 = ATM
msettileki rd, imm  # rd = new mtilek, imm = ATN
msettilek rd, rs1  # rd = new mtilek, rs1 = ATN
msettileni rd, imm  # rd = new mtilen, imm = ATK
msettilen rd, rs1  # rd = new mtilen, rs1 = ATK
```

4.2.1. mtype Encoding

Table 5. mtype register layout

Bits	Name	Description	
XLEN-1	mill	ill Illegal value if set.	
XLEN-2:16	0	Reserved if non-zero.	
15	mba	Matrix out of bound agnostic.	
14	mfp64	64-bit float point enabling.	
13:12	mfp32[1:0]	32-bit float point enabling.	
11:10	mfp16[1:0]	16-bit float point enabling.	
9:8	mfp8[1:0]	:0] 8-bit float point enabling.	
7	mint64	64-bit integer enabling.	
6	mint32	32-bit integer enabling.	
5	mint16	16-bit integer enabling.	
4	mint8	8-bit integer enabling.	
3	mint4	4-bit integer enabling.	
2:0	msew[2:0]	Selected element width (SEW) setting.	

The new mtype value is encoded in the immediate fields of msettypei / msettypehi, and in the rs1 register for msettype. Each field can be set or unset with msetsew, msetba, msetfp, msetint, munsetfp and munsetint instructions independently.

4.2.2. ATM/ATK/ATN Encoding

There are three values, TMMAX, TKMAX and TNMAX, represent the maximum shapes of the matrix tiles that could be stored in matrix registers, and can be operated on with a single matrix instruction given the current SEW settings.

The values of TMMAX, TKMAX and TNMAX are related to MLEN, RLEN and the configuration of mmode.

For A \times B mode (mmode=00),

- TMMAX = MLEN / RLEN
- TKMAX = min(MLEN / RLEN, RLEN / SEW)
- TNMAX = RLEN / SEW

For A \times BT mode (mmode=01),

- TMMAX = MLEN / RLEN
- TKMAX = RLEN / SEW
- TNMAX = MLEN / RLEN

For AT \times B mode (mmode=10),

- TMMAX = min(MLEN / RLEN, RLEN / SEW)
- TKMAX = MLEN / RLEN
- TNMAX = RLEN / SEW

For examples, with MLEN=256, RLEN=64 and mmode=00, TMMAX, TKMAX and TNMAX values are shown below.

```
SEW=8, TMMAX=4, TKMAX=4, TNMAX=8 # 4x4x8 8-bit matmul
SEW=16, TMMAX=4, TKMAX=4, TNMAX=4 # 4x4x4 16-bit matmul
SEW=32, TMMAX=4, TKMAX=2, TNMAX=2 # 4x2x2 32-bit matmul
```

The new tile shape settings are based on ATM / ATK / ATN values, which for $msettile\{m|k|n\}$ is encoded in the rs1 and rd fields.

rd	rs1	ATM/ATK/ATN value	Effect on mtilem/mtilek/mtilen
-	!x0	Value in x[rs1]	Normal tiling
!x0	x0	~0	Set mtilem/mtilek/mtilen to TMMAX/TKMAX/TNMAX

x0	x0	Value in mtilem/mtilek/mtilen	Keep existing mtilem/mtilek/mtilen if less than TMMAX/TKMAX/TNMAX
----	----	-------------------------------	---

For the $msettile\{m|k|n\}i$ instructions, the ATM / ATK / ATN is encoded as a 10-bit unsigned immediate in the rs1.

4.2.3. Constraints on Setting mtilem/mtilek/mtilen

The msettile{m|k|n}[i] instructions first set TMMAX/TKMAX/TNMAX according to the mtype CSR, then set mtilem/mtilek/mtilen obeying the following constraints (using mtilem & ATM & TMMAX as an example, and the same with mtilek & ATK & TKMAX and mtilen & ATN & TNMAX):

```
    mtilem = ATM if ATM <= TMMAX</li>
    ceil(ATM / 2) <= mtilem <= TMMAX if ATM < (2 * TMMAX)</li>
    mtilem = TMMAX if ATM >= (2 * TMMAX)
```


- 4. Deterministic on any given implementation for same input ATM and TMMAX values
- 5. These specific properties follow from the prior rules:

```
a. mtilem = 0 if ATM = 0
b. mtilem > 0 if ATM > 0
c. mtilem <= TMMAX</li>
d. mtilem <= ATM</li>
```

e. a value read from mtilem when used as the ATM argument to msettile{m|k|n}{i} results in the same value in mtilem, provided the resultant TMMAX equals the value of TMMAX at the time that mtilem was read.

Continue to use MLEN=256, RLEN=64 and mmode=00 as a example. When SEW=16, TMMAX=4, TKMAX=4, TNMAX=8.

If A is a 7 x 8 matrix and B is a 8 x 14 matrix, we could get mtilem/mtilek/mtilen values as show below, in the last loop of tiling.



4.3. Load and Store Instructions

4.3.1. Load Instructions

Load a matrix tile from memory.

```
# td destination, rs1 base address, rs2 row byte stride
# For left matrix, A
# tile size = mtilem * mtilek
mlae8.m td, (rs1), rs2
                                # 8-bit left tile load
mlae16.m td, (rs1), rs2
                                # 16-bit left tile load
mlae32.m td, (rs1), rs2
                                # 32-bit left tile load
mlae64.m td, (rs1), rs2
                                # 64-bit left tile load
# For right matrix, B
# tile size = mtilek * mtilen
mlbe8.m td, (rs1), rs2
                                # 8-bit right tile load
mlbe16.m td, (rs1), rs2
                                # 16-bit right tile load
                                # 32-bit right tile load
mlbe32.m td, (rs1), rs2
mlbe64.m td, (rs1), rs2
                                # 64-bit right tile load
# For output matrix, C
# tile size = mtilem * mtilen
mlce8.m td, (rs1), rs2
                                # 8-bit output tile load
mlce16.m td, (rs1), rs2
                                # 16-bit output tile load
mlce32.m td, (rs1), rs2
                                # 32-bit output tile load
```

```
mlce64.m td, (rs1), rs2 # 64-bit output tile load
```

Load a matrix tile from memory, where the matrix on memory is transposed.

```
# td destination, rs1 base address, rs2 row byte stride
# For left matrix, A
# tile size = mtilek * mtilem
mlate8.m td, (rs1), rs2
                               # 8-bit left tile load
mlate16.m td, (rs1), rs2
                               # 16-bit left tile load
mlate32.m td, (rs1), rs2
                            # 32-bit left tile load
mlate64.m td, (rs1), rs2
                              # 64-bit left tile load
# For right matrix, B
# tile size = mtilen * mtilek
mlbte8.m td, (rs1), rs2
                               # 8-bit right tile load
mlbte16.m td, (rs1), rs2
                               # 16-bit right tile load
mlbte32.m td, (rs1), rs2
                               # 32-bit right tile load
mlbte64.m td, (rs1), rs2
                               # 64-bit right tile load
# For output matrix, C
# tile size = mtilen * mtilem
mlcte8.m td, (rs1), rs2
                               # 8-bit output tile load
mlcte16.m td, (rs1), rs2
                               # 16-bit output tile load
mlcte32.m td, (rs1), rs2
                               # 32-bit output tile load
mlcte64.m td, (rs1), rs2
                               # 64-bit output tile load
```

4.3.2. Store Instructions

Store a matrix tile to memory.

```
# ts3 store data, rs1 base address, rs2 row byte stride
# For left matrix, A
# tile size = mtilem * mtilek
msae8.m ts3, (rs1), rs2
                               # 8-bit left tile store
msae16.m ts3, (rs1), rs2
                               # 16-bit left tile store
msae32.m ts3, (rs1), rs2
                             # 32-bit left tile store
msae64.m ts3, (rs1), rs2
                          # 64-bit left tile store
# For right matrix, B
# tile size = mtilek * mtilen
msbe8.m ts3, (rs1), rs2
                               # 8-bit right tile store
msbe16.m ts3, (rs1), rs2
                               # 16-bit right tile store
msbe32.m ts3, (rs1), rs2
                              # 32-bit right tile store
msbe64.m ts3, (rs1), rs2
                               # 64-bit right tile store
```

```
# For output matrix, C
# tile size = mtilem * mtilen
msce8.m ts3, (rs1), rs2  # 8-bit output tile store
msce16.m ts3, (rs1), rs2  # 16-bit output tile store
msce32.m ts3, (rs1), rs2  # 32-bit output tile store
msce64.m ts3, (rs1), rs2  # 64-bit output tile store
```

Save a matrix tile to memory, where the matrix on memory is transposed.

```
# ts3 store data, rs1 base address, rs2 row byte stride
# For left matrix, A
# tile size = mtilek * mtilem
msate8.m ts3, (rs1), rs2
                               # 8-bit left tile store
msate16.m ts3, (rs1), rs2
                               # 16-bit left tile store
msate32.m ts3, (rs1), rs2
                               # 32-bit left tile store
msate64.m ts3, (rs1), rs2
                               # 64-bit left tile store
# For right matrix, B
# tile size = mtilen * mtilek
msbte8.m ts3, (rs1), rs2
                               # 8-bit right tile store
msbte16.m ts3, (rs1), rs2
                               # 16-bit right tile store
                               # 32-bit right tile store
msbte32.m ts3, (rs1), rs2
                               # 64-bit right tile store
msbte64.m ts3, (rs1), rs2
# For output matrix, C
# tile size = mtilen * mtilem
mscte8.m ts3, (rs1), rs2
                               # 8-bit output tile store
mscte16.m ts3, (rs1), rs2
                               # 16-bit output tile store
mscte32.m ts3, (rs1), rs2
                               # 32-bit output tile store
mscte64.m ts3, (rs1), rs2
                                # 64-bit output tile store
```

4.3.3. Whole Matrix Load & Store Instructions

Load a whole matrix from memory without considering the tile size.

```
mlre8.m td, (rs1), rs2 # 8-bit whole matrix load
mlre16.m td, (rs1), rs2 # 16-bit whole matrix load
mlre32.m td, (rs1), rs2 # 32-bit whole matrix load
mlre64.m td, (rs1), rs2 # 64-bit whole matrix load
```

Load a whole matrix from memory without considering the tile size, where the matrix on memory is transposed.

```
mlrte8.m td, (rs1), rs2 # 8-bit whole matrix load
mlrte16.m td, (rs1), rs2 # 16-bit whole matrix load
mlrte32.m td, (rs1), rs2 # 32-bit whole matrix load
mlrte64.m td, (rs1), rs2 # 64-bit whole matrix load
```

Store a whole matrix to memory without considering the tile size.

```
msre8.m ts3, (rs1), rs2 # 8-bit whole matrix store
msre16.m ts3, (rs1), rs2 # 16-bit whole matrix store
msre32.m ts3, (rs1), rs2 # 32-bit whole matrix store
msre64.m ts3, (rs1), rs2 # 64-bit whole matrix store
```

Store a whole matrix to memory without considering the tile size, where the matrix on memory is transposed.

```
msrte8.m ts3, (rs1), rs2 # 8-bit whole matrix store
msrte16.m ts3, (rs1), rs2 # 16-bit whole matrix store
msrte32.m ts3, (rs1), rs2 # 32-bit whole matrix store
msrte64.m ts3, (rs1), rs2 # 64-bit whole matrix store
```



Whole matrix load and store instructions are usually used for context saving and restoring.

4.4. Data Move Instructions

4.4.1. Data Move Instructions between Matrix and Integer

The basic data move instructions are used to move single element between integer registers and tile registers. Such instructions can change a part of matrix and often used for debug.

```
# x[rd] = ts1[i, j], i = rs2[15:0], j = rs2[XLEN-1:16]
mmve8.x.s rd, ts1, rs2
mmve16.x.s rd, ts1, rs2
mmve64.x.s rd, ts1, rs2
# td[i, j] = x[rs1], i = rs2[15:0], j = rs2[XLEN-1:16]
mmve8.s.x td, rs1, rs2
mmve16.s.x td, rs1, rs2
mmve32.s.x td, rs1, rs2
mmve32.s.x td, rs1, rs2
mmve64.s.x td, rs1, rs2
```

The mmve*.x.s instruction copies a signle SEW-wide element of the tile register to an integer register, where the element coordinates are specified by rs2. If SEW > XLEN, the least-significat XLEN bits are transferred. If SEW < XLEN, the value is sign-extended to XLEN bits.

The mmve*.s.x instruction copies an integer register to an element of the destination tile register, where the element coordinates are specified by rs2. If SEW < XLEN, the least-significant bits are moved and the upper (XLEN-SEW) bits are ignored. If SEW > XLEN, the valud is sign-extended to SEW bits. The other elements of the tile register are treated as out-of-bound elements, using the setting of mtype.mba.



The pseudo-instruction $mmve^*.m.m$ td, ts1 to move a whole matrix between two tile registers can be implemented as $mmve^*.s.x$ td, x0, x0; $mbce^*.m$ td, td; $madd.^*.mm$ td, ts1, td.

4.4.2. Data Move Instructions between Matrix and Float-point

Float point data move instructions are similar with integer.

```
# f[rd] = ts1[i, j], i = rs2[15:0], j = rs2[XLEN-1:16]
mfmve8.f.s rd, ts1, rs2
mfmve16.f.s rd, ts1, rs2
mfmve32.f.s rd, ts1, rs2
mfmve64.f.s rd, ts1, rs2

# td[i, j] = f[rs1], i = rs2[15:0], j = rs2[XLEN-1:16]
mfmve8.s.f td, rs1, rs2
mfmve16.s.f td, rs1, rs2
mfmve32.s.f td, rs1, rs2
mfmve64.s.f td, rs1, rs2
```

4.4.3. Data Broadcast Instructions

The first row/column and the first element of a tile register can be broadcasted to fill the whole matrix.

```
# Broadcast the first row to fill the whole matrix.
mbcar.m td, ts1
mbcbr.m td, ts1
mbccr.m td, ts1

# Broadcast the first column to fill the whole matrix.
mbcace8.m td, ts1
mbcace16.m td, ts1
mbcace32.m td, ts1
mbcace64.m td, ts1
mbcace64.m td, ts1
```

```
mbcbce8.m td, ts1
mbcbce16.m td, ts1
mbcbce32.m td, ts1
mbcbce64.m td, ts1
mbccce8.m td, ts1
mbccce16.m td, ts1
mbccce32.m td, ts1
mbccce64.m td, ts1
# Broadcast the first element to fill the whole matrix.
mbcaee8.m td, ts1
mbcaee16.m td, ts1
mbcaee32.m td, ts1
mbcaee64.m td, ts1
mbcbee8.m td, ts1
mbcbee16.m td, ts1
mbcbee32.m td, ts1
mbcbee64.m td, ts1
mbccee8.m td, ts1
mbccee16.m td, ts1
mbccee32.m td, ts1
mbccee64.m td, ts1
```

4.4.4. Matrix Transpose Instructions

Transpose instruction can only be used for square matrix. For matrix A, the sizes of two dimensions is both min(mtilem, mtilek). Matrix B and C are similar.

```
# Transpose square matrix.
mtae8.m td, ts1
mtae16.m td, ts1
mtae32.m td, ts1
mtae64.m td, ts1
mtbe8.m td, ts1
mtbe16.m td, ts1
mtbe32.m td, ts1
mtbe64.m td, ts1
mtbe64.m td, ts1
mtce8.m td, ts1
mtce8.m td, ts1
mtce16.m td, ts1
mtce16.m td, ts1
```

```
mtce64.m td, ts1
```

4.5. Arithmetic and Logic Instructions

4.5.1. Matrix Multiplication Instructions

Matrix Multiplication operations take two matrix tiles from matrix **tile registers** specified by ts1 and ts2 respectively, and the output matrix tile is a matrix **tile register** specified by td or a group matrix **tile registers** started from td.

```
# Unigned integer matrix multiplication and add, td = td + ts1 * ts2.
                                   # unsigned int64, output no-widen
mmau.[dw].mm
               td, ts1, ts2
mmau.[w].mm
               td, ts1, ts2
                                   # unsigned int32, output no-widen
mmau.[h].mm
               td, ts1, ts2
                                   # unsigned int16, output no-widen
mqmau.[b].mm
               td, ts1, ts2
                                   # unsigned int8, output quad-widen
                                   # unsigned int4, output oct-widen
momau.[hb].mm
               td, ts1, ts2
                                   # unsigned int64, output no-widen and saturated
msmau.[dw].mm
               td, ts1, ts2
msmau.[w].mm
               td, ts1, ts2
                                   # unsigned int32, output no-widen and saturated
msmau.[h].mm
               td, ts1, ts2
                                   # unsigned int16, output no-widen and saturated
                                   # unsigned int8, output quad-widen and saturated
msqmau.[b].mm td, ts1, ts2
msomau.[hb].mm td, ts1, ts2
                                   # unsigned int4, output oct-widen and saturated
# Signed integer matrix multiplication and add, td = td + ts1 * ts2.
mma.[dw].mm
                                   # signed int64, output no-widen
               td, ts1, ts2
mma.[w].mm
                                   # signed int32, output no-widen
               td, ts1, ts2
mma.[h].mm
               td, ts1, ts2
                                   # signed int16, output no-widen
                                   # signed int8, output quad-widen
mqma.[b].mm
               td, ts1, ts2
                                   # signed int4, output oct-widen
moma.[hb].mm
               td, ts1, ts2
msma.[dw].mm
               td, ts1, ts2
                                   # signed int64, output no-widen and saturated
msma.[w].mm
               td, ts1, ts2
                                   # signed int32, output no-widen and saturated
               td, ts1, ts2
msma.[h].mm
                                   # signed int16, output no-widen and saturated
msqma.[b].mm
               td, ts1, ts2
                                   # signed int8, output quad-widen and saturated
                                   # signed int4, output oct-widen and saturated
msoma.[hb].mm
               td, ts1, ts2
# Float point matrix multiplication and add, td = td + ts1 * ts2.
mfma.[d].mm
               td, ts1, ts2
                                   # 64-bit float point
mfma.[f].mm
               td, ts1, ts2
                                   # 32-bit float point
mfma.[hf].mm
               td, ts1, ts2
                                   # 16-bit float point
                                   # 32-bit float point, output double-widen
mfwma.[f].mm
               td, ts1, ts2
                                   # 16-bit float point, output double-widen
mfwma.[hf].mm
               td, ts1, ts2
                                   # 8-bit float point, output double-widen
mfwma.[cf].mm
               td, ts1, ts2
mfqma.[cf].mm
               td, ts1, ts2
                                   # 8-bit float point, output quad-widen
```

A subset of these instructions is supported according to the implemented standard extensions (Zmi4, Zmi8, etc.).

The field frm from fcsr indicates the rounding mode of float-point matrix instructions. The encoding is shown below.

frm	Mnemonic	Meaning
000	RNE	Round to Nearest, ties to Even
001	RTZ	Round towards Zero
010	RDN	Round Down (towards -∞)
011	RUP	Round Up (towards +∞)
100	RMM	Round to Nearest, ties to Max Magnitude
101		Invalid
110		Invalid
111		Invalid

4.5.2. Element-Wise Instructions

Matrix element-wise add/sub/multiply instructions. The input and output matrices are always with size mtilem x mtilen.

```
# Unsigned integer matrix element-wise add.
\# td[i,j] = ts1[i,j] + ts2[i,j]
                    td, ts1, ts2
maddu.[b|h|w|dw].mm
msaddu.[b|h|w|dw].mm td, ts1, ts2 # output saturated
mwaddu.[b|h|w].mm
                     td, ts1, ts2 # output double widen
# Signed integer matrix element-wise add.
\# td[i,j] = ts1[i,j] + ts2[i,j]
madd.[b|h|w|dw].mm
                     td, ts1, ts2
msadd.[b|h|w|dw].mm td, ts1, ts2 # output saturated
mwadd.[b|h|w].mm
                     td, ts1, ts2 # output double widen
# Unsigned integer matrix element-wise subtract.
\# td[i,j] = ts1[i,j] - ts2[i,j]
msubu.[b|h|w|dw].mm td, ts1, ts2
mssubu.[b|h|w|dw].mm td, ts1, ts2 # output saturated
mwsubu.[b|h|w].mm
                     td, ts1, ts2 # output double widen
# Signed integer matrix element-wise subtract.
\# td[i,j] = ts1[i,j] - ts2[i,j]
msub.[b|h|w|dw].mm
                     td, ts1, ts2
```

```
mssub.[b|h|w|dw].mm td, ts1, ts2 # output saturated
mwsub.[b|h|w].mm td, ts1, ts2 # output double widen
# Integer matrix element-wise minimum.
# td[i,j] = min{ts1[i,j], ts2[i,j]}
mminu.[b|h|w|dw].mm td, ts1, ts2
mmin.[b|h|w|dw].mm
                     td, ts1, ts2
# Integer matrix element-wise maximum.
# td[i,j] = max{ts1[i,j], ts2[i,j]}
mmaxu.[b|h|w|dw].mm td, ts1, ts2
mmax.[b|h|w|dw].mm
                     td, ts1, ts2
# Integer matrix bit-wise logic.
                     td, ts1, ts2
mand.mm
                     td, ts1, ts2
mor.mm
                     td, ts1, ts2
mxor.mm
# Integer matrix element-wise shift.
msll.[b|h|w|dw].mm
                    td, ts1, ts2
msrl.[b|h|w|dw].mm
                     td, ts1, ts2
msra.[b|h|w|dw].mm
                     td, ts1, ts2
# Integer matrix element-wise multiply.
# td[i,j] = ts1[i,j] * ts2[i,j]
                    td, ts1, ts2 # signed, returning low bits of product
mmul.[b|h|w|dw].mm
mmulh.[b|h|w|dw].mm td, ts1, ts2 # signed, returning high bits of product
mmulhu.[b|h|w|dw].mm td, ts1, ts2 # unsigned, returning high bits of product
mmulhsu.[b|h|w|dw].mm td, ts1, ts2 # signed-unsigned, returning high bits of
product
# Saturated integer matrix element-wise multiply.
msmul.[b|h|w|dw].mm td, ts1, ts2 # signed
msmulu.[b|h|w|dw].mm td, ts1, ts2 # unsigned
msmulsu.[b|h|w|dw].mm td, ts1, ts2 # signed-unsigned
# Widening integer matrix element-wise multiply.
mwmul.[b|h|w].mm td, ts1, ts2 # signed
                     td, ts1, ts2 # unsigned
mwmulu.[b|h|w].mm
mwmulsu.[b|h|w].mm
                    td, ts1, ts2 # signed-unsigned
# Float matrix element-wise add.
\# td[i,j] = ts1[i,j] + ts2[i,j]
mfadd.[hf|f|d].mm td, ts1, ts2
mfwadd.[hf|f].mm
                     td, ts1, ts2 # output double widen
# Float matrix element-wise subtract.
\# td[i,j] = ts1[i,j] - ts2[i,j]
mfsub.[hf|f|d].mm td, ts1, ts2
```

```
mfwsub.[hf|f].mm td, ts1, ts2 # output double widen
# Float matrix element-wise minimum.
# td[i,j] = min{ts1[i,j], ts2[i,j]}
mfmin.[hf|f|d].mm td, ts1, ts2
# Float matrix element-wise maximum.
# td[i,j] = max{ts1[i,j], ts2[i,j]}
mfmax.[hf|f|d].mm td, ts1, ts2
# Float matrix element-wise multiply.
# td[i,j] = ts1[i,j] * ts2[i,j]
mfmul.[hf|f|d].mm td, ts1, ts2
mfwmul.[hf|f].mm td, ts1, ts2 # output double widen
# Float matrix element-wise divide.
# td[i,j] = ts1[i,j] / ts2[i,j]
mfdiv.[hf|f|d].mm td, ts1, ts2
# Float matrix element-wise square root.
\# td[i,j] = ts1[i,j] ^ (1/2)
mfsqrt.[hf|f|d].m
                     td, ts1
```



There is no matrix-scalar and matrix-vector version for element-wise instructions. Such operations can be replaced by a broadcast instruction and a matrix-matrix element-wise instruction.

4.6. Type-Convert Instructions

```
# Convert integer to integer
mwcvtu.b.hb.m td, ts1
                              # uint4 to uint8
                            # int4 to int8
mwcvt.b.hb.m
              td, ts1
mncvtu.hb.b.m td, ts1, lmul # uint8 to uint4
mncvt.hb.b.m td, ts1, lmul # int8 to int4
msncvtu.hb.b.m td, ts1, lmul
                              # uint8 to uint4, saturated
msncvt.hb.b.m
              td, ts1, lmul
                              # int8 to int4, saturated
# Convert float to float
mfcvt.bf.hf.m td, ts1
                              # fp16 to bf16
mfcvt.hf.bf.m td, ts1
                             # bf16 to fp16
mfwcvt.fw.f.m td, ts1
                              # single-width float to double-width float
mfwcvt.hf.cf.m td, ts1
                              # fp8 to fp16
mfwcvt.f.hf.m td, ts1
                              # fp16 to fp32
mfwcvt.d.f.m
                              # fp32 to fp64
               td, ts1
```

```
# double-width float to single-width float
mfncvt.f.fw.m
               td, ts1, lmul
mfncvt.cf.hf.m td, ts1, lmul
                               # fp16 to fp8
mfncvt.hf.f.m
              td, ts1, lmul
                               # fp32 to fp16
               td, ts1, lmul
mfncvt.f.d.m
                               # fp64 to fp32
# Convert integer to float
mfcvtu.f.x.m
               td, ts1
                               # uint to float
mfcvtu.hf.h.m td, ts1
                               # uint16 to fp16
               td, ts1
                               # uint32 to fp32
mfcvtu.f.w.m
               td, ts1
mfcvtu.d.dw.m
                               # uint64 to fp64
mfcvt.f.x.m
               td, ts1
                               # int to float
               td, ts1
mfcvt.hf.h.m
                               # int16 to fp16
mfcvt.f.w.m
               td, ts1
                               # int32 to fp32
mfcvt.d.dw.m
               td, ts1
                               # int64 to fp64
mfwcvtu.fw.x.m td, ts1
                               # single-width uint to double-width float
mfwcvtu.fq.x.m td, ts1
                               # single-width uint to quad-width float
mfwcvtu.hf.b.m td, ts1
                               # uint8 to fp16
mfwcvtu.f.b.m
              td, ts1
                               # uint8 to fp32
               td, ts1
mfwcvtu.f.h.m
                               # uint16 to fp32
mfwcvtu.d.w.m
               td, ts1
                               # uint32 to fp64
               td, ts1
mfwcvt.fw.x.m
                               # single-width int to double-width float
mfwcvt.fq.x.m
               td, ts1
                               # single-width int to quad-width float
               td, ts1
mfwcvt.hf.b.m
                               # int8 to fp16
               td, ts1
                               # int8 to fp32
mfwcvt.f.b.m
               td, ts1
mfwcvt.f.h.m
                               # int16 to fp32
mfwcvt.d.w.m
               td, ts1
                               # int32 to fp64
mfncvtu.f.xw.m td, ts1, lmul
                               # double-width uint to float
mfncvtu.hf.w.m td, ts1, lmul
                               # uint32 to fp16
mfncvtu.f.dw.m td, ts1, lmul
                               # uint64 to fp32
mfncvt.f.xw.m
               td, ts1, lmul
                               # double-width int to float
mfncvt.hf.w.m
               td, ts1, lmul
                               # int32 to fp16
mfncvt.f.dw.m
               td, ts1, lmul
                               # int64 to fp32
# Convert float to integer
mfcvtu.x.f.m
               td, ts1
                               # float to uint
              td, ts1
                               # fp16 to uint16
mfcvtu.h.hf.m
               td, ts1
                               # fp32 to uint32
mfcvtu.w.f.m
mfcvtu.dw.d.m
               td, ts1
                               # fp64 to uint64
               td, ts1
                               # float to int
mfcvt.x.f.m
               td, ts1
mfcvt.h.hf.m
                               # fp16 to int16
mfcvt.w.f.m
               td, ts1
                               # fp32 to int32
mfcvt.dw.d.m
               td, ts1
                               # fp64 to int64
```

```
mfwcvtu.xw.f.m td, ts1
                                # single-width float to double-width uint
mfwcvtu.w.hf.m td, ts1
                               # fp16 to uint32
mfwcvtu.dw.f.m td, ts1
                               # fp32 to uint64
mfwcvt.xw.f.m
                td, ts1
                               # single-width float to double-width int
               td, ts1
                               # fp16 to int32
mfwcvt.w.hf.m
mfwcvt.dw.f.m
               td, ts1
                               # fp32 to int64
                               # double-width float to single-width uint
mfncvtu.x.fw.m td, ts1, lmul
mfncvtu.x.fq.m td, ts1, lmul
                               # quad-width float to single-width uint
mfncvtu.b.hf.m td, ts1, lmul
                               # fp16 to uint8
mfncvtu.b.f.m
               td, ts1, lmul
                               # fp32 to uint8
               td, ts1, lmul
mfncvtu.h.f.m
                               # fp32 to uint16
mfncvtu.w.d.m
               td, ts1, lmul
                               # fp64 to uint32
mfncvt.x.fw.m
                td, ts1, lmul
                                # double-width float to single-width int
                                # quad-width float to single-width int
mfncvt.x.fq.m
                td, ts1, lmul
mfncvt.b.hf.m
                td, ts1, lmul
                               # fp16 to int8
mfncvt.b.f.m
                td, ts1, lmul
                               # fp32 to int8
mfncvt.h.f.m
                td, ts1, lmul
                               # fp32 to int16
                td, ts1, lmul
mfncvt.w.d.m
                                # fp64 to int32
```

Chapter 5. Intrinsic Examples

5.1. Matrix multiplication

```
void matmul_float16(c, a, b, m, k, n) {
   msettype(e16);
                                              // use 16bit input matrix element
   for (i = 0; i < m; i += mtilem) {
                                              // loop at dim m with tiling
       mtilem = msettilem(m-i);
       for (j = 0; j < n; j += mtilen) { // loop at dim n with tiling
           mtilen = msettilen(n-j);
           out = mwsub_mm(out, out)
                                             // clear output reg
           for (s = 0; s < k; s += mtilek) { // loop at dim k with tiling
               mtilek = msettilek(k-s);
               tr1 = mlae16_m(&a[i][s], k*2); // load left matrix a
               tr2 = mlbe16_m(&b[s][j], n*2); // load right matrix b
               out = mfwma_mm(tr1, tr2);
                                            // tiled matrix multiply,
                                              // double widen output
           }
           out = mfncvt_f_fw_m(out, m2);  // convert widen result
           msce16_m(out, &c[i][j], n*2); // store to matrix c
       }
   }
}
```

5.2. Matrix multiplication with left matrix transposed

```
void matmul_a_tr_float16(c, a, b, m, k, n) {
   msettype(e16);
                                              // use 16bit input matrix element
   for (i = 0; i < m; i += mtilem) {
                                              // loop at dim m with tiling
       mtilem = msettilem(m-i);
       for (j = 0; j < n; j += mtilen) {
                                              // loop at dim n with tiling
           mtilen = msettilen(n-j);
           out = mwsub_mm(out, out)
                                              // clear output reg
           for (s = 0; s < k; s += mtilek) { // loop at dim k with tiling
               mtilek = msettilek(k-s);
               tr1 = mlate16_m(&a[s][i], m*2); // load transposed left matrix a
               tr2 = mlbe16_m(&a[s][j], n*2); // load right matrix b
               out = mfwma_mm(tr1, tr2);  // tiled matrix multiply,
                                              // double widen output
```

5.3. Matrix transpose without multiplication

Chapter 6. Standard Matrix Extensions

6.1. Zmi4: Matrix 4-bit Integer Extension

The Zmi4 extension allows to use 4-bit integer as the data type of input matrix elements.

The Zmi4 extension adds a bit mtype[3] in mtype register.

Table 6. mtype register layout

Bits	Name	Description	
XLEN-1	mill	Illegal value if set.	
XLEN-2:16	0	Reserved if non-zero.	
15	mba	Matrix out of bound agnostic.	
14	mfp64	64-bit float point enabling.	
13:12	mfp32[1:0]	32-bit float point enabling.	
11:10	mfp16[1:0]	16-bit float point enabling.	
9:8	mfp8[1:0]	mfp8[1:0] 8-bit float point enabling.	
7	mint64	mint64 64-bit integer enabling.	
6	mint32 32-bit integer enabling.		
5	mint16	16-bit integer enabling.	
4	mint8	8-bit integer enabling.	
3	mint4	4-bit integer enabling.	
2:0	msew[2:0]	Selected element width (SEW) setting.	

For mint4 field, write 1 to enable 4-bit integer where a 8-bit integer will be treated as a pair of 4-bit integers (the size of a row must be even). 0 will be returned and mtype.mill will be set if 4-bit integer is not supported.

The mint4 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int4  # rd = new mtype, set mint4 = 1 to enable INT4 type.
munsetint rd, int4  # rd = new mtype, set mint4 = 0 to disable INT4 type.
```

As int4 must be in pair, the e8 load/store and data move instructions are reused for int4 data.

The element-wise instructions are not available for int4 format.

The type-convert instructions with suffix .hb are used for int4 format.

Four octuple-widen instructions are added to support int4 matrix multiplication. So the output type is always 32-bit integer.

```
momau.[hb].mm td, ts1, ts2  # unsigned int4, output oct-widen msomau.[hb].mm td, ts1, ts2  # unsigned int4, output oct-widen and saturated moma.[hb].mm td, ts1, ts2  # signed int4, output oct-widen msoma.[hb].mm td, ts1, ts2  # signed int4, output oct-widen and saturated
```

6.2. Zmi8: Matrix 8-bit Integer Extension

The Zmi8 extension allows to use 8-bit integer as the data type of input matrix elements.

The Zmi8 extension adds a bit mtype[4] in mtype register.

Table 7. mtype register layout

Bits	Name	Description	
XLEN-1	mill	Illegal value if set.	
XLEN-2:16	0	Reserved if non-zero.	
15	mba	Matrix out of bound agnostic.	
14	mfp64	64-bit float point enabling.	
13:12	mfp32[1:0]	32-bit float point enabling.	
11:10	mfp16[1:0]	16-bit float point enabling.	
9:8	mfp8[1:0]	8-bit float point enabling.	
7	mint64	64-bit integer enabling.	
6	mint32	32-bit integer enabling.	
5	mint16	16-bit integer enabling.	
4	mint8	8-bit integer enabling.	
3	mint4	4-bit integer enabling.	
2:0	msew[2:0]	Selected element width (SEW) setting.	

For mint8 field, write 1 to enable 8-bit integer. 0 will be returned and mtype.mill will be set if 8-bit integer is not supported.

The mint8 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int8  # rd = new mtype, set mint8 = 1 to enable INT8 type.
munsetint rd, int8  # rd = new mtype, set mint8 = 0 to disable INT8 type.
```

The e8 load/store and data move instructions are used for int8 data.

The element-wise and type-convert instructions with .b suffix are used for int8 format.

Four quadruple-widen instructions are added to support int8 matrix multiplication. So the output type is always 32-bit integer.

```
mqmau.[b].mm td, ts1, ts2  # unsigned int8, output quad-widen msqmau.[b].mm td, ts1, ts2  # unsigned int8, output quad-widen and saturated mqma.[b].mm td, ts1, ts2  # signed int8, output quad-widen msqma.[b].mm td, ts1, ts2  # signed int8, output quad-widen and saturated
```

6.3. Zmi16: Matrix 16-bit Integer Extension

The Zmi16 extension allows to use 16-bit integer as the data type of input matrix elements.

The Zmi16 extension adds a bit mtype[5] in mtype register.

Table 8. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.

Bits	Name	Description
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint16 field, write 1 to enable 16-bit integer. 0 will be returned and mtype.mill will be set if 16-bit integer is not supported.

The mint16 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int16  # rd = new mtype, set mint16 = 1 to enable INT16 type.
munsetint rd, int16  # rd = new mtype, set mint16 = 0 to disable INT16 type.
```

The e16 load/store and data move instructions are used for int16 data.

The element-wise and type-convert instructions with .h suffix are used for int16 format.

Four no-widen instructions are added to support int16 matrix multiplication. So the output type is always 16-bit integer.

```
mmau.[h].mm td, ts1, ts2  # unsigned int16, output no-widen msmau.[h].mm td, ts1, ts2  # unsigned int16, output no-widen and saturated mma.[h].mm td, ts1, ts2  # signed int16, output no-widen msma.[h].mm td, ts1, ts2  # signed int16, output no-widen and saturated
```

6.4. Zmi32: Matrix 32-bit Integer Extension

The Zmi32 extension allows to use 32-bit integer as the data type of input matrix elements.

The Zmi32 extension adds a bit mtype[6] in mtype register.

Table 9. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint32 field, write 1 to enable 32-bit integer. 0 will be returned and mtype.mill will be set if 32-bit integer is not supported.

The mint32 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

The e32 load/store and data move instructions are used for int32 data.

The element-wise and type-convert instructions with .w suffix are used for int32 format.

Four no-widen instructions are added to support int32 matrix multiplication. So the output type is always 32-bit integer.

```
mmau.[w].mm td, ts1, ts2  # unsigned int32, output no-widen msmau.[w].mm td, ts1, ts2  # unsigned int32, output no-widen and saturated mma.[w].mm td, ts1, ts2  # signed int32, output no-widen
```

```
msma.[w].mm td, ts1, ts2 # signed int32, output no-widen and saturated
```

6.5. Zmi64: Matrix 64-bit Integer Extension

The Zmi64 extension allows to use 64-bit integer as the data type of input matrix elements.

The Zmi64 extension adds a bit mtype[7] in mtype register.

Table 10. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint64 field, write 1 to enable 64-bit integer. 0 will be returned and mtype.mill will be set if 64-bit integer is not supported.

The mint64 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int64  # rd = new mtype, set mint64 = 1 to enable INT64 type.
munsetint rd, int64  # rd = new mtype, set mint64 = 0 to disable INT64 type.
```

The e64 load/store and data move instructions are used for int64 data.

The element-wise and type-convert instructions with .dw suffix are used for int64 format.

Four no-widen instructions are added to support int64 matrix multiplication. So the output type is always 64-bit integer.

```
mmau.[dw].mm td, ts1, ts2  # unsigned int64, output no-widen msmau.[dw].mm td, ts1, ts2  # unsigned int64, output no-widen and saturated mma.[dw].mm td, ts1, ts2  # signed int64, output no-widen msma.[dw].mm td, ts1, ts2  # signed int64, output no-widen and saturated
```

6.6. Zmf8e4m3: Matrix 8-bit E4M3 Float Point Extension

The Zmf8e4m3 extension allows to use 8-bit float point format with 4-bit exponent and 3-bit mantissa as the data type of input matrix elements.

The Zmf8e4m3 extension uses a 2-bit mfp8 field, mtype[9:8], in mtype register.

Bits Name **Description** XLEN-1 mill Illegal value if set. 0 Reserved if non-zero. XLEN-2:16 15 mba Matrix out of bound agnostic. 14 mfp64 64-bit float point enabling. 13:12 mfp32[1:0] 32-bit float point enabling. 11:10 mfp16[1:0] 16-bit float point enabling. 9:8 mfp8[1:0] 8-bit float point enabling. 7 mint64 64-bit integer enabling. 6 mint32 32-bit integer enabling. 5 mint16 16-bit integer enabling. 4 mint8 8-bit integer enabling. 3 mint4 4-bit integer enabling. 2:0 Selected element width (SEW) setting. msew[2:0]

Table 11. mtype register layout

For mfp8 field, write 01 to enable 8-bit E4M3 float point. 0 will be returned and mtype.mill will be set if E4M3 is not supported.

The mfp8 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp8  # rd = new mtype, set mfp8 = 01 to enable E4M3 type.
msetfp rd, e4m3  # rd = new mtype, set mfp8 = 01 to enable E4M3 type.
munsetfp rd, fp8  # rd = new mtype, set mfp8 = 00 to disable FP8 type.
```

The e8 load/store and data move instructions are used for E4M3 data.

The element-wise and type-convert instructions with .cf suffix are used for E4M3 format.

A double-widen instruction and a quadruple-widen instruction are added to support E4M3 matrix multiplication. So the output type is 16-bit or 32-bit float point.

```
mfwma.[cf].mm td, ts1, ts2  # 8-bit float point, output double-widen mfqma.[cf].mm td, ts1, ts2  # 8-bit float point, output quad-widen
```

6.7. Zmf8e5m2: Matrix 8-bit E5M2 Float Point Extension

The Zmf8e5m2 extension allows to use 8-bit float point format with 5-bit exponent and 2-bit mantissa as the data type of input matrix elements.

The Zmf8e5m2 extension uses a 2-bit mfp8 field, mtype[9:8], in mtype register.

Bits Name **Description** XLEN-1 mill Illegal value if set. 0 XLEN-2:16 Reserved if non-zero. 15 mba Matrix out of bound agnostic. 14 64-bit float point enabling. mfp64 13:12 mfp32[1:0] 32-bit float point enabling. 11:10 mfp16[1:0] 16-bit float point enabling. 9:8 mfp8[1:0] 8-bit float point enabling.

64-bit integer enabling.

32-bit integer enabling.

Table 12. mtype register layout

mint64

mint32

7

6

Bits	Name	Description
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp8 field, write 10 to enable 8-bit E5M2 float point. 0 will be returned and mtype.mill will be set if E5M2 is not supported.

The mfp8 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, e5m2  # rd = new mtype, set mfp8 = 10 to enable E5M2 type.
munsetfp rd, fp8  # rd = new mtype, set mfp8 = 00 to disable FP8 type.
```

The e8 load/store and data move instructions are used for E5M2 data.

The element-wise and type-convert instructions with .cf suffix are used for E5M2 format.

A double-widen instruction and a quadruple-widen instruction are added to support E5M2 matrix multiplication. So the output type is 16-bit or 32-bit float point.

```
mfwma.[cf].mm td, ts1, ts2  # 8-bit float point, output double-widen mfqma.[cf].mm td, ts1, ts2  # 8-bit float point, output quad-widen
```

6.8. Zmf8e3m4: Matrix 8-bit E3M4 Float Point Extension

The Zmf8e3m4 extension allows to use 8-bit float point format with 3-bit exponent and 4-bit mantissa as the data type of input matrix elements.

The Zmf8e3m4 extension uses a 2-bit mfp8 field, mtype[9:8], in mtype register.

Table 13. mtype register layout

Bits Name Description

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.

Bits	Name	Description
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp8 field, write 11 to enable 8-bit E3M4 float point. 0 will be returned and mtype.mill will be set if E3M4 is not supported.

The mfp8 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, e3m4  # rd = new mtype, set mfp8 = 11 to enable E3M4 type.
munsetfp rd, fp8  # rd = new mtype, set mfp8 = 00 to disable FP8 type.
```

The e8 load/store and data move instructions are used for E3M4 data.

The element-wise and type-convert instructions with .cf suffix are used for E3M4 format.

A double-widen instruction and a quadruple-widen instruction are added to support E3M4 matrix multiplication. So the output type is 16-bit or 32-bit float point.

```
mfwma.[cf].mm td, ts1, ts2  # 8-bit float point, output double-widen mfqma.[cf].mm td, ts1, ts2  # 8-bit float point, output quad-widen
```

6.9. Zmf16e5m10: Matrix 16-bit Half-precision Float-point (FP16) Extension

The Zmf16e5m10 extension allows to use FP16 format with 5-bit exponent and 10-bit mantissa as the data type of input matrix elements.

The Zmf16e5m10 extension uses a 2-bit mfp16 field, mtype[11:10], in mtype register.

Table 14. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp16 field, write 01 to enable 16-bit E5M10 float point (FP16). 0 will be returned and mtype.mill will be set if FP16 is not supported.

The mfp16 field can be set with other fields by msettype[hi] or set independently by msetfp or munsetfp.

```
msettypehi rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp16  # rd = new mtype, set mfp16 = 01 to enable FP16 type.
munsetfp rd, fp16  # rd = new mtype, set mfp16 = 00 to disable FP16 type.
```

The e16 load/store and data move instructions are used for FP16 data.

The element-wise and type-convert instructions with .hf suffix are used for FP16 format.

A no-widen instruction and a double-widen instruction are added to support FP16 matrix multiplication. So the output type is 16-bit or 32-bit float point.

```
mfma.[hf].mm td, ts1, ts2  # 16-bit float point, output no-widen
mfwma.[hf].mm td, ts1, ts2  # 16-bit float point, output double-widen
```

6.10. Zmf16e8m7: Matrix 16-bit BFloat (BF16) Extension

The Zmf16e8m7 extension allows to use BF16 format with 8-bit exponent and 7-bit mantissa as the data type of input matrix elements.

The Zmf16e8m7 extension uses a 2-bit mfp16 field, mtype[11:10], in mtype register.

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

Table 15. mtype register layout

For mfp16 field, write 10 to enable 16-bit E8M7 float point (BF16). 0 will be returned and mtype.mill will be set if BF16 is not supported.

The mfp16 field can be set with other fields by msettype[hi] or set independently by msetfp or munsetfp.

```
msettypehi rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, bf16  # rd = new mtype, set mfp16 = 10 to enable BF16 type.
munsetfp rd, fp16  # rd = new mtype, set mfp16 = 00 to disable BF16 type.
```

The e16 load/store and data move instructions are used for BF16 data.

The element-wise and type-convert instructions with .hf suffix are used for BF16 format.

A no-widen instruction and a double-widen instruction are added to support BF16 matrix multiplication. So the output type is 16-bit or 32-bit float point.

```
mfma.[hf].mm td, ts1, ts2  # 16-bit float point, output no-widen mfwma.[hf].mm td, ts1, ts2  # 16-bit float point, output double-widen
```

6.11. Zmf32e8m23: Matrix 32-bit Float-point Extension

The Zmf32e8m23 extension allows to use standard FP32 format with 8-bit exponent and 23-bit mantissa as the data type of input matrix elements.

The Zmf32e8m23 extension uses a 2-bit mfp32 field, mtype[13:12], in mtype register.

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.

Table 16. mtype register layout

Bits	Name	Description
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp32 field, write 01 to enable 32-bit E8M23 float point (FP32). 0 will be returned and mtype.mill will be set if FP32 is not supported.

The mfp32 field can be set with other fields by msettype[hi] or set independently by msetfp or munsetfp.

```
msettypehi rd, imm
                        # rd = new mtype, imm = new mtype setting.
                        # rd = new mtype, rs1 = new mtype value.
msettype
         rd, rs1
msetfp
           rd, fp32
                        # rd = new mtype, set mfp32 = 01 to enable FP32 type.
                        # rd = new mtype, set mfp32 = 00 to disable FP32 type.
          rd, fp32
munsetfp
```

The e32 load/store and data move instructions are used for FP32 data.

The element-wise and type-convert instructions with .f suffix are used for FP32 format.

A no-widen instruction is added to support FP32 matrix multiplication. So the output type is 32-bit float point.

```
mfma.[f].mm td, ts1, ts2
                              # 32-bit float point, output no-widen
```

6.12. Zmf19e8m10: Matrix 19-bit TensorFloat32 (TF32) Extension

The Zmf19e8m10 extension allows to use TF32 format with 8-bit exponent and 10-bit mantissa as the data type of input matrix elements.

The Zmf19e8m10 extension uses a 2-bit mfp32 field, mtype[13:12], in mtype register.

Table 17. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.

Bits	Name	Description
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp32 field, write 10 to enable 19-bit E8M10 float point (TF32). 0 will be returned and mtype.mill will be set if TF32 is not supported.

The mfp32 field can be set with other fields by msettype[hi] or set independently by msetfp or munsetfp.

```
msettypehi rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, tf32  # rd = new mtype, set mfp32 = 10 to enable TF32 type.
munsetfp rd, fp32  # rd = new mtype, set mfp32 = 00 to disable FP32 type.
```

TF32 implementions are designed to achieve better performance on matrix multiplications and convolutions by rounding input Float32 data to have 10 bits of mantissa, and accumulating results with FP32 precision, maintaining FP32 dynamic range.

So when Zmtf32 is used, Float32 is still used as the input and output data type for matrix multiplication.

The e32 load/store and data move instructions are used for TF32 data.

The element-wise and type-convert instructions with .f suffix are used for TF32 format.

A no-widen instruction is added to support TF32 matrix multiplication. So the output type is always 32-bit float point (FP32).

```
mfma.[f].mm td, ts1, ts2 # 19-bit float point, output no-widen
```



There is no double-widen version for TF32 matrix multiplication (a double-widen version for standard FP32 is supported by Zmf64e11m52 extension).

6.13. Zmf64e11m52: Matrix 64-bit Float-point Extension

The Zmf64e11m52 extension allows to use standard FP64 format with 11-bit exponent and 52-bit mantissa as the data type of input matrix elements.

The Zmf64e11m52 extension uses a 1-bit mfp64 field, mtype[14], in mtype register.

Table 18. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:16	0	Reserved if non-zero.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp64 field, write 1 to enable 64-bit E11M52 float point (FP64). 0 will be returned and mtype.mill will be set if FP64 is not supported.

The mfp64 field can be set with other fields by msettype[hi] or set independently by msetfp or munsetfp.

```
msettypehi rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp64  # rd = new mtype, set mfp64 = 1 to enable FP64 type.
munsetfp rd, fp64  # rd = new mtype, set mfp64 = 0 to disable FP64 type.
```

The e64 load/store and data move instructions are used for FP64 data.

The element-wise and type-convert instructions with .d suffix are used for FP64 format.

A no-widen instruction is added to support FP64 matrix multiplication. And a double-widen instruction is added to support FP32 widening matrix multiplication. The output type is always 64-bit float point (FP64).


```
mfma.[d].mm td, ts1, ts2  # 64-bit float point, output no-widen mfwma.[f].mm td, ts1, ts2  # 32-bit float point, output double-widen
```

6.14. Zmv: Matrix for Vector operations

The Zmv extension is defined to provide matrix support with the RISC-V Vector "V" extension.

The Zmv extension allows to load matrix tile slices into vector registers, and move data between slices of a matrix register and vector registers.

The data layout examples of registers and memory in Zmv are shown below.



6.14.1. Load Instructions

```
# vd destination, rs1 base address, rs2 row byte stride
# lmul / (eew/sew) rows or columns

# for left matrix, a
mlae8.v vd, (rs1), rs2 # 8-bit tile slices load to vregs
mlae16.v vd, (rs1), rs2 # 16-bit tile slices load to vregs
mlae32.v vd, (rs1), rs2 # 32-bit tile slices load to vregs
```

```
mlae64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs

# for right matrix, b
mlbe8.v vd, (rs1), rs2 # 8-bit tile slices load to vregs
mlbe16.v vd, (rs1), rs2 # 16-bit tile slices load to vregs
mlbe32.v vd, (rs1), rs2 # 32-bit tile slices load to vregs
mlbe64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs

# for output matrix, c
mlce8.v vd, (rs1), rs2 # 8-bit tile slices load to vregs
mlce16.v vd, (rs1), rs2 # 16-bit tile slices load to vregs
mlce32.v vd, (rs1), rs2 # 32-bit tile slices load to vregs
mlce64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs
mlce64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs
```

6.14.2. Store Instructions

```
# vs3 store data, rs1 base address, rs2 row byte stride
# lmul / (eew/sew) rows or columns
# for left matrix, a
msae8.v
        vs3, (rs1), rs2 # 8-bit tile slices store from vregs
msae16.v vs3, (rs1), rs2 # 16-bit tile slices store from vregs
msae32.v vs3, (rs1), rs2 # 32-bit tile slices store from vregs
msae64.v vs3, (rs1), rs2 # 64-bit tile slices store from vregs
# for right matrix, b
msbe8.v vs3, (rs1), rs2 # 8-bit tile slices store from vregs
msbe16.v vs3, (rs1), rs2 # 16-bit tile slices store from vregs
msbe32.v vs3, (rs1), rs2 # 32-bit tile slices store from vregs
msbe64.v vs3, (rs1), rs2 # 64-bit tile slices store from vregs
# for output matrix, c
msce8.v vs3, (rs1), rs2 # 8-bit tile slices store from vregs
msce16.v vs3, (rs1), rs2 # 16-bit tile slices store from vregs
msce32.v vs3, (rs1), rs2 # 32-bit tile slices store from vregs
msce64.v vs3, (rs1), rs2 # 64-bit tile slices store from vregs
```

6.14.3. Data Move Instructions

For data moving between vector and matrix, the vsew of vector must equal to msew of matrix.

The number of elements moved is min(VLEN/SEW * VLMUL, matrix_size).

- For matrix A, matrix_size = mtilem * mtilek.
- For matrix B, matrix_size = mtilek * mtilen.

• For matrix C, matrix size = mtilem * mtilen.

```
# Data move between matrix register rows and vector registers.
# vd[(i - rs2) * mtilek + j] = td[i, j], i = rs2 .. rs2 + mtilem - 1
mmvare8.v.m
             vd, ts1, rs2
mmvare16.v.m vd, ts1, rs2
mmvare32.v.m vd, ts1, rs2
mmvare64.v.m vd, ts1, rs2
# vd[(i - rs2) * mtilen + j] = td[i, j], i = rs2 .. rs2 + mtilek - 1
mmvbre8.v.m
            vd, ts1, rs2
mmvbre16.v.m vd, ts1, rs2
mmvbre32.v.m vd, ts1, rs2
mmvbre64.v.m vd, ts1, rs2
# vd[(i - rs2) * mtilen + j] = td[i, j], i = rs2 .. rs2 + mtilem - 1
            vd, ts1, rs2
mmvcre8.v.m
mmvcre16.v.m vd, ts1, rs2
mmvcre32.v.m vd, ts1, rs2
mmvcre64.v.m vd, ts1, rs2
# td[i, j] = vd[(i - rs2) * mtilek + j], i = rs2 .. rs2 + mtilem - 1
mmvare8.m.v td, vs1, rs2
mmvare16.m.v td, vs1, rs2
mmvare32.m.v td, vs1, rs2
mmvare64.m.v td, vs1, rs2
# td[i, j] = vd[(i - rs2) * mtilen + j], i = rs2 .. rs2 + mtilek - 1
mmvbre8.m.v td, vs1, rs2
mmvbre16.m.v td, vs1, rs2
mmvbre32.m.v td, vs1, rs2
mmvbre64.m.v td, vs1, rs2
# td[i, j] = vd[(i - rs2) * mtilen + j], i = rs2 .. rs2 + mtilem - 1
mmvcre8.m.v td, vs1, rs2
mmvcre16.m.v td, vs1, rs2
mmvcre32.m.v td, vs1, rs2
mmvcre64.m.v td, vs1, rs2
# Data move between matrix register columns and vector registers.
\# vd[(j - rs2) * mtilem + i] = td[i, j], j = rs2 .. rs2 + mtilek - 1
mmvace8.v.m
             vd, ts1, rs2
mmvace16.v.m vd, ts1, rs2
mmvace32.v.m vd, ts1, rs2
mmvace64.v.m vd, ts1, rs2
```

```
\# vd[(j - rs2) * mtilek + i] = td[i, j], j = rs2 .. rs2 + mtilen - 1
mmvbce8.v.m vd, ts1, rs2
mmvbce16.v.m vd, ts1, rs2
mmvbce32.v.m vd, ts1, rs2
mmvbce64.v.m vd, ts1, rs2
\# vd[(j - rs2) * mtilem + i] = td[i, j], j = rs2 .. rs2 + mtilen - 1
mmvcce8.v.m vd, ts1, rs2
mmvcce16.v.m vd, ts1, rs2
mmvcce32.v.m vd, ts1, rs2
mmvcce64.v.m vd, ts1, rs2
\# td[i, j] = vd[(j - rs2) * mtilem + i], j = rs2 .. rs2 + mtilek - 1
mmvace8.m.v td, vs1, rs2
mmvace16.m.v td, vs1, rs2
mmvace32.m.v td, vs1, rs2
mmvace64.m.v td, vs1, rs2
\# td[i, j] = vd[(j - rs2) * mtilek + i], j = rs2 .. rs2 + mtilen - 1
mmvbce8.m.v td, vs1, rs2
mmvbce16.m.v td, vs1, rs2
mmvbce32.m.v td, vs1, rs2
mmvbce64.m.v td, vs1, rs2
\# td[i, j] = vd[(j - rs2) * mtilem + i], j = rs2 .. rs2 + mtilen - 1
mmvcce8.m.v td, vs1, rs2
mmvcce16.m.v td, vs1, rs2
mmvcce32.m.v td, vs1, rs2
mmvcce64.m.v td, vs1, rs2
```

6.14.4. Intrinsic Example: Matrix multiplication fused with element-wise vector operation

```
void fused_matmul_relu_float16(c, a, b, m, k, n) {
   msettype(e16);
                                              // use 16bit input matrix element
   for (i = 0; i < m; i += tile_m) { // loop at dim m with tiling
       tile_m = msettilem(m-i);
       for (j = 0; j < n; j += tile_n) { // loop at dim n with tiling
           tile_n = msettilen(n-j);
           out = mwsub mm(out, out)
                                              // clear acc reg
           for (s = 0; s < k; s += tile_k) \{ // loop at dim k with tiling \}
               tile_k = msettilek(k-s);
                                              // load left matrix a
               tr1 = mlae16 m(&a[i][s]);
               tr2 = mlbe16_m(&b[s][j]);
                                              // load right matrix b
                                              // tiled matrix multiply,
               out = mfwma_mm(tr1, tr2);
```

```
// double widen output
}

out = mfncvt_f_fw_m(out, m2);  // convert widen result to single

for (s = 0; s < tile_m; s += rows) {
    // max rows could move into 8 vregs
    rows = min(tile_m - s, 8*vlenb/rlenb);
    vsetvl(tile_n*rows, e16, m8);

v1 = mmvcr_v_m(out, s);  // move out rows to vreg
    v1 = vfmax_vf(0.f, v1);  // vfmax.vf for relu

    msce16_v(v1, &c[i+s][j], n);  // store output tile slices
}

}
}
</pre>
```

6.15. Zmi2c: Im2col Extension

Im2col stands for Image to Column, and is an implementation technique of computing Convolution operation (in Machine Learning) using GEMM operations.

The Zmi2c extension allows to perform im2col operation on-the-fly, by a set of new load instructions.

The **Load Unfold** instructions allows to load and extract sliding local blocks from memory into the matrix tile registers.

6.15.1. CSRs

The matrix extension adds 7 unprivileged CSRs (moutsh, minsh, mpad, mstdi, minsk, moutsk, mpadval) to the base scalar RISC-V ISA.

Address	Privilege	Name	Description
0xXXX	URO	moutsh	Fold/unfold output shape.
0xXXX	URO	minsh	Fold/unfold input shape.
0xXXX	URO	mpad	Fold/unfold padding parameters.
0xXXX	URO	mstdi	Fold/unfold sliding strides and dilations.
0xXXX	URO	minsk	Fold/unfold sliding kernel position of input.

Table 19. New matrix CSRs

Address	Privilege	Name	Description
0xXXX	URO	moutsk	Fold/unfold sliding kernel position of output.
0xXXX	URO	mpadval	Fold/unfold padding value, default to zero.

Table 20. minsh moutsh register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:16	shape[1]	shape of dim 1, height
15:0	shape[0]	shape of dim 0, width

Table 21. mpad register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:24	mpad_top	Padding added to up side of input
23:16	mpad_bottom	Padding added to bottom side of input
15:8	mpad_left	Padding added to left side of input
7:0	mpad_right	Padding added to left side of input

Table 22. mstdi register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:24	tdil_h	Height spacing of the kernel elements
23:16	tdil_w	Weight spacing of the kernel elements
15:8	mstr_h	Height stride of the convolution
7:0	mstr_w	Weight stride of the convolution

Table 23. minsk moutsk register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:16	msk[1]	Sliding kernel position of dim 1, height
15:0	msk[0]	Sliding kernel position of dim 0, width

6.15.2. Configuration Instructions

```
msetoutsh rd, rs1, rs2 # set output shape(rs1), strides and dilations(rs2)
msetinsh rd, rs1, rs2 # set input shape(rs1) and padding(rs2)
msetsk rd, rs1, rs2 # set fold/unfold sliding positions, insk(rs1), outsk(rs2)
msetpadval rd, rs1 # set fold/unfold padding value
```

6.15.3. Load Unfold Instructions

The **Load Unfold** instructions allows to load and extract sliding local blocks from memory into the matrix tile registers. Similar to PyTorch, for the case of two input spatial dimensions this operation is sometimes called im2col.

```
# td destination, rs1 base address, rs2 row byte stride
# for left matrix, a
mlufae8.m
            td, (rs1), rs2
mlufae16.m td, (rs1), rs2
mlufae32.m
           td, (rs1), rs2
           td, (rs1), rs2
mlufae64.m
# for left matrix, b
mlufbe8.m
            td, (rs1), rs2
mlufbe16.m td, (rs1), rs2
mlufbe32.m
           td, (rs1), rs2
           td, (rs1), rs2
mlufbe64.m
# for left matrix, c
mlufce8.m
            td, (rs1), rs2
mlufce16.m td, (rs1), rs2
mlufce32.m
           td, (rs1), rs2
mlufce64.m
           td, (rs1), rs2
```

6.15.4. Intrinsic Example: Conv2D

```
msetinsh(inh << 16 | inw, pt << 24 | pb << 16 | pl << 8 | pr);
   for (i = 0; i < m; i += tile_m) {
                                               // loop at dim m with tiling
       tile_m = msettilem(m-i);
       outh_pos = i / outw;
       outw_pos = i - outh_pos * outw;
       for (j = 0; j < n; j += tile_n) {
                                               // loop at dim n with tiling
           tile_n = msettilen(n-j);
           out = mwsub_mm(out, out)
                                               // clear output reg
           for (skh = 0; skh < kh; skh++) { // loop for kernel height
               inh_pos = outh_pos * sh - pt + skh * dh;
              for (skw = 0; skw < kw; skw++) { // loop for kernel width</pre>
                  inw pos = outw pos * sw - pl + skw * dw;
                  // set sliding position
                  msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                  // loop for kernel channels
                  for (skc = 0; skc < inc; skc += tile k) {
                      tile_k = msettilek(inc-skc);
                      tr1 = mlufae16_m(&a[inh_pos][inw_pos][skc]);
                                                // load and unfold input blocks
                      tr2 = mlbe16_m(&b[s][j]);
                                                // load right matrix b
                      out = mfwma_mm(tr1, tr2);
                                                // tiled matrix multiply,
                                                // double widen output
                  }
           }
           }
   }
}
```

6.15.5. Intrinsic Example: Conv3D

```
msettype(e16); // use 16bit input matrix element
    // set in/out shape, sliding strides and dilations, and padding
    msetoutsh(outh << 16 | outw, dh << 24 | dw << 16 | sh << 8 | sw);
    msetinsh(inh << 16 | inw, pt << 24 | pb << 16 | pl << 8 | pr);
    for (i = 0; i < m; i += tile m) {
                                                   // loop at dim m with tiling
       tile_m = msettilem(m-i);
       outh_pos = i / outw;
       outw_pos = i - outh_pos * outw;
        for (j = 0; j < n; j += tile n) {
                                                   // loop at dim n with tiling
           tile_n = msettilen(n-j);
           out = mwsub mm(out, out)
                                                   // clear output reg
           for (skd = 0; skd < kd; skd++) { // loop for kernel *depth*
               for (skh = 0; skh < kh; skh++) { // loop for kernel height</pre>
                    inh_pos = outh_pos * sh - pt + skh * dh;
                   for (skw = 0; skw < kw; skw++) { // loop for kernel width
                       inw_pos = outw_pos * sw - pl + skw * dw;
                       msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                                                       // set sliding position
                       for (skc = 0; skc < inc; skc += tile_k) {
                           tile k = msettilek(inc-skc);
                           tr1 = mlufae16 m(&a[skd][inh pos][inw pos][skc]);
                                                       // load and unfold blocks
                           tr2 = mlbe16_m(&b[s][j]); // load right matrix b
                            out = mfwma_mm(tr1, tr2); // tiled matrix multiply,
                                                       // double widen output
                   }
               }
           }
           out = mfncvt_f_fw_m(out, m2); // convert widen result
           msce16_m(out, &c[i][j], n*2); // store to matrix c
       }
   }
}
```

6.15.6. Intrinsic Example: MaxPool2D

```
void maxpool2d_float16(out, in, outh, outw, outc, inh, inw, inc,
```

```
kh, kw, pt, pb, pl, pr, sw, dh, dw) {
   m = outh * outw;
   n = outc:
   msettype(e16); // use 16bit input matrix element
   // set in/out shape, sliding strides and dilations, and padding
   msetoutsh(outh << 16 | outw, dh << 24 | dw << 16 | sh << 8 | sw);
   msetinsh(inh << 16 | inw, pt << 24 | pb << 16 | pl << 8 | pr);
   for (i = 0; i < m; i += tile_m) { // loop at dim m with tiling
       tile_m = msettilem(m-i);
       outh_pos = i / outw;
       outw_pos = i - outh_pos * outw;
       for (j = 0; j < n; j += tile_n) { // loop at dim n with tiling
           tile n = msettilen(n-j);
          inh_pos = outh_pos * sh - pt + skh * dh;
              for (skw = 0; skw < kw; skw++) { // loop for kernel width
                  inw_pos = outw_pos * sw - pl + skw * dw;
                  msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                                                   // set sliding position
                  // load and unfold matrix blocks
                  tr_in = mlufce16_m(&in[inh_pos][inw_pos][j]);
                  tr_out = mfmax_mm(tr_out, tr_in);
              }
           }
           msce16_m(tr_out, &out[i][j], n*2); // store to matrix c
       }
   }
}
```

6.15.7. Intrinsic Example: AvgPool2D

```
msettype(e16); // use 16bit input matrix element
   // set in/out shape, sliding strides and dilations, and padding
    msetoutsh(outh << 16 | outw, dh << 24 | dw << 16 | sh << 8 | sw);
    msetinsh(inh << 16 | inw, pt << 24 | pb << 16 | pl << 8 | pr);
    // set divider
    tr_div = mfmv_s_f(tr_div, kh*kw)
    tr_div = mbcce_m (tr_div)
    for (i = 0; i < m; i += tile_m) { // loop at dim m with tiling
       tile_m = msettilem(m-i);
       outh_pos = i / outw;
       outw_pos = i - outh_pos * outw;
        for (j = 0; j < n; j += tile_n) \{ // loop at dim n with tiling \}
           tile n = msettilen(n-j);
           tr_out = mwsub_mm(tr_out, tr_out) // clear output reg
            for (skh = 0; skh < kh; skh++) { // loop for kernel height</pre>
                inh_pos = outh_pos * sh - pt + skh * dh;
                for (skw = 0; skw < kw; skw++) {
                                                  // loop for kernel width
                    inw_pos = outw_pos * sw - pl + skw * dw;
                   msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                                                    // set sliding position
                    // load and unfold matrix blocks
                    tr_in = mlufce16_m(&in[inh_pos][inw_pos][j]);
                    tr_out = mfadd_mm(tr_out, tr_in);
                }
           }
           tr_out = mfdiv_mm(tr_out, tr_div);
           msce16_m(tr_out, &out[i][j], n*2);  // store to matrix c
       }
   }
}
```

6.16. Zmc2i: Col2im Extension

The Zmc2i extension allows to perform Column to Image operation on-the-fly, by a set of new store instructions.

6.16.1. CSRs

The Zmc2i extension reuses 7 unprivileged CSRs (moutsh, minsh, mpad, mstdi, minsk, moutsk, mpadval) of Zmi2c.

6.16.2. Configuration Instructions

The Zmc2i extension reuses all configuration instructions of Zmi2c.

6.16.3. Store Fold Instructions

The **Store Fold** instructions allows to store and combine an array of sliding local blocks from the matrix tile regstiers into memory. Similar to PyTorch, for the case of two output spatial dimensions this operation is sometimes called **col2im**.

```
# ts3 destination, rs1 base address, rs2 row byte stride
# for left matrix, a
msfdae8.m
            ts3, (rs1), rs2
           ts3, (rs1), rs2
msfdae16.m
msfdae32.m
           ts3, (rs1), rs2
msfdae64.m
           ts3, (rs1), rs2
# for left matrix, b
msfdbe8.m
            ts3, (rs1), rs2
msfdbe16.m
           ts3, (rs1), rs2
msfdbe32.m
           ts3, (rs1), rs2
msfdbe64.m
           ts3, (rs1), rs2
# for left matrix, c
msfdce8.m
           ts3, (rs1), rs2
msfdce16.m
           ts3, (rs1), rs2
msfdce32.m
           ts3, (rs1), rs2
msfdce64.m
           ts3, (rs1), rs2
```

6.17. Zmsp: Matrix Sparsity Extension

The Zmsp extension allows to perform 4:2 sparsing for left or right matrix.

The Zmsp extension adds one unprivileged CSR, two configuration instructions, and two groups of matrix multiplication instructions, both for left matrix and right matrix.

Table 24. Sparse CSR

Address	Privilege	Name	Description
0xXXX	URO	mtsp	Source tile register for sparsing index.

6.17.1. Configuration Instructions

The Zmsp extension adds two configuration instruction to configure the source index register.

```
# Set sparsing index source register.
msettspi rd, imm # rd = new mtsp, imm = register index
msettsp rd, rs1 # rd = new mtsp, rs1 = register index
```

6.17.2. Matrix Multiplication Instructions

The Zmsp extension adds two groups of matrix multiplication instructions, both for left matrix and right matrix.

```
# Unigned integer sparsing matrix multiplication and add, td = td + ts1 * ts2.
mmau.spa.[dw].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
mmau.spb.[dw].mm
                                    # right matrix is sparsing
                   td, ts1, ts2
mmau.spa.[w].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
mmau.spb.[w].mm
                   td, ts1, ts2
                                    # right matrix is sparsing
mmau.spa.[h].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
mmau.spb.[h].mm
                   td, ts1, ts2
                                    # right matrix is sparsing
mqmau.spa.[b].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
mqmau.spb.[b].mm
                   td, ts1, ts2
                                    # right matrix is sparsing
momau.spa.[hb].mm
                  td, ts1, ts2
                                    # left matrix is sparsing
momau.spb.[hb].mm
                  td, ts1, ts2
                                    # right matrix is sparsing
msmau.spa.[dw].mm
                 td, ts1, ts2
                                    # left matrix is sparsing
msmau.spb.[dw].mm
                  td, ts1, ts2
                                    # right matrix is sparsing
msmau.spa.[w].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
                   td, ts1, ts2
msmau.spb.[w].mm
                                    # right matrix is sparsing
msmau.spa.[h].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
msmau.spb.[h].mm
                   td, ts1, ts2
                                    # right matrix is sparsing
msqmau.spa.[b].mm td, ts1, ts2
                                    # left matrix is sparsing
msqmau.spb.[b].mm
                                    # right matrix is sparsing
                  td, ts1, ts2
                                    # left matrix is sparsing
msomau.spa.[hb].mm td, ts1, ts2
msomau.spb.[hb].mm td, ts1, ts2
                                    # right matrix is sparsing
# Signed integer sparsing matrix multiplication and add, td = td + ts1 * ts2.
mma.spa.[dw].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
mma.spb.[dw].mm
                   td, ts1, ts2
                                    # right matrix is sparsing
mma.spa.[w].mm
                                    # left matrix is sparsing
                   td, ts1, ts2
mma.spb.[w].mm
                   td, ts1, ts2
                                    # right matrix is sparsing
mma.spa.[h].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
```

```
mma.spb.[h].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
mqma.spa.[b].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
mgma.spb.[b].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
moma.spa.[hb].mm
                                     # left matrix is sparsing
                   td, ts1, ts2
moma.spb.[hb].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
msma.spa.[dw].mm
                                     # left matrix is sparsing
                   td, ts1, ts2
msma.spb.[dw].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
msma.spa.[w].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
msma.spb.[w].mm
                                     # right matrix is sparsing
                   td, ts1, ts2
msma.spa.[h].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
                                     # right matrix is sparsing
msma.spb.[h].mm
                   td, ts1, ts2
msqma.spa.[b].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
                   td, ts1, ts2
                                     # right matrix is sparsing
msqma.spb.[b].mm
msoma.spa.[hb].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
msoma.spb.[hb].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
# Float point sparsing matrix multiplication and add, td = td + ts1 * ts2.
mfma.spa.[d].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
mfma.spb.[d].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
mfma.spa.[f].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
                                    # right matrix is sparsing
mfma.spb.[f].mm
                   td, ts1, ts2
mfma.spa.[hf].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
mfma.spb.[hf].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
mfwma.spa.[f].mm
                   td, ts1, ts2
                                    # left matrix is sparsing
mfwma.spb.[f].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
mfwma.spa.[hf].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
mfwma.spb.[hf].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
mfwma.spa.[cf].mm
                                     # left matrix is sparsing
                   td, ts1, ts2
mfwma.spb.[cf].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
mfqma.spa.[cf].mm
                   td, ts1, ts2
                                     # left matrix is sparsing
mfqma.spb.[cf].mm
                   td, ts1, ts2
                                     # right matrix is sparsing
```

Chapter 7. Matrix Instruction Listing

Table 25. Configuration Instructions

T	31 26 25 24 20 19 15		14 12	11 7	60		
Format	funct6	im	imm	imm rs1		rd	opcode
msettype	000000	0	00000	rs1	100	rd	OP-M32
msettypei	000000	1	imm	[9:0]	100	rd	OP-M32
msettypehi	000000	1	imm	[9:0]	101	rd	OP-M32
msetsew	000000	1	setval	field	110	rd	OP-M32
msetint	000000	1	setval	field	110	rd	OP-M32
munsetint	000000	1	setval	field	110	rd	OP-M32
msetfp	000000	1	setval	field	110	rd	OP-M32
munsetfp	000000	1	setval	field	110	rd	OP-M32
msetba	000000	1	setval	field	110	rd	OP-M32
msettilem	000001	0	00000	rs1	101	rd	OP-M32
msettilemi	000001	1	imm	[9:0]	101	rd	OP-M32
msettilek	000001	0	00000	rs1	110	rd	OP-M32
msettileki	000001	1	imm	[9:0]	110	rd	OP-M32
msettilen	000001	0	00000	rs1	100	rd	OP-M32
msettileni	000001	1	imm	[9:0]	100	rd	OP-M32
msettsp	000000	0	00000	rs1	111	rd	OP-M32
msettspi	000000	1	00000	imm	111	rd	OP-M32
msetoutsh	000010	0	00000	rs1	100	rd	OP-M32
msetinsh	000010	0	00000	rs1	101	rd	OP-M32
msetsk	000010	0	00000	rs1	110	rd	OP-M32
msetpadval	000010	0	00000	rs1	111	rd	OP-M32

Table 26. Load/Store Instructions

Format	funct6	ls	rs2	rs1	eew	tr	td	opcode
	31 26	25	24 20	19 15	14 12	11	10 7	60

mlae8.m	000001	0	rs2	rs1	000	0	td	OP-M32
mlae16.m	000001	0	rs2	rs1	001	0	td	OP-M32
mlae32.m	000001	0	rs2	rs1	010	0	td	OP-M32
mlae64.m	000001	0	rs2	rs1	011	0	td	OP-M32
mlbe8.m	000010	0	rs2	rs1	000	0	td	OP-M32
mlbe16.m	000010	0	rs2	rs1	001	0	td	OP-M32
mlbe32.m	000010	0	rs2	rs1	010	0	td	OP-M32
mlbe64.m	000010	0	rs2	rs1	011	0	td	OP-M32
mlce8.m	000000	0	rs2	rs1	000	0	td	OP-M32
mlce16.m	000000	0	rs2	rs1	001	0	td	OP-M32
mlce32.m	000000	0	rs2	rs1	010	0	td	OP-M32
mlce64.m	000000	0	rs2	rs1	011	0	td	OP-M32
mlre8.m	000011	0	rs2	rs1	000	0	td	OP-M32
mlre16.m	000011	0	rs2	rs1	001	0	td	OP-M32
mlre32.m	000011	0	rs2	rs1	010	0	td	OP-M32
mlre64.m	000011	0	rs2	rs1	011	0	td	OP-M32
mlate8.m	000001	0	rs2	rs1	000	1	td	OP-M32
mlate16.m	000001	0	rs2	rs1	001	1	td	OP-M32
mlate32.m	000001	0	rs2	rs1	010	1	td	OP-M32
mlate64.m	000001	0	rs2	rs1	011	1	td	OP-M32
mlbte8.m	000010	0	rs2	rs1	000	1	td	OP-M32
mlbte16.m	000010	0	rs2	rs1	001	1	td	OP-M32
mlbte32.m	000010	0	rs2	rs1	010	1	td	OP-M32
mlbte64.m	000010	0	rs2	rs1	011	1	td	OP-M32
mlcte8.m	000000	0	rs2	rs1	000	1	td	OP-M32
mlcte16.m	000000	0	rs2	rs1	001	1	td	OP-M32
mlcte32.m	000000	0	rs2	rs1	010	1	td	OP-M32
mlcte64.m	000000	0	rs2	rs1	011	1	td	OP-M32
mlrte8.m	000011	0	rs2	rs1	000	1	td	OP-M32

mlrte16.m	000011	0	rs2	rs1	001	1	td	OP-M32
mlrte32.m	000011	0	rs2	rs1	010	1	td	OP-M32
mlrte64.m	000011	0	rs2	rs1	011	1	td	OP-M32
msae8.m	000001	1	rs2	rs1	000	0	ts3	OP-M32
msae16.m	000001	1	rs2	rs1	001	0	ts3	OP-M32
msae32.m	000001	1	rs2	rs1	010	0	ts3	OP-M32
msae64.m	000001	1	rs2	rs1	011	0	ts3	OP-M32
msbe8.m	000010	1	rs2	rs1	000	0	ts3	OP-M32
msbe16.m	000010	1	rs2	rs1	001	0	ts3	OP-M32
msbe32.m	000010	1	rs2	rs1	010	0	ts3	OP-M32
msbe64.m	000010	1	rs2	rs1	011	0	ts3	OP-M32
msce8.m	000000	1	rs2	rs1	000	0	ts3	OP-M32
msce16.m	000000	1	rs2	rs1	001	0	ts3	OP-M32
msce32.m	000000	1	rs2	rs1	010	0	ts3	OP-M32
msce64.m	000000	1	rs2	rs1	011	0	ts3	OP-M32
msre8.m	000011	1	rs2	rs1	000	0	ts3	OP-M32
msre16.m	000011	1	rs2	rs1	001	0	ts3	OP-M32
msre32.m	000011	1	rs2	rs1	010	0	ts3	OP-M32
msre64.m	000011	1	rs2	rs1	011	0	ts3	OP-M32
msate8.m	000001	1	rs2	rs1	000	1	ts3	OP-M32
msate16.m	000001	1	rs2	rs1	001	1	ts3	OP-M32
msate32.m	000001	1	rs2	rs1	010	1	ts3	OP-M32
msate64.m	000001	1	rs2	rs1	011	1	ts3	OP-M32
msbte8.m	000010	1	rs2	rs1	000	1	ts3	OP-M32
msbte16.m	000010	1	rs2	rs1	001	1	ts3	OP-M32
msbte32.m	000010	1	rs2	rs1	010	1	ts3	OP-M32
msbte64.m	000010	1	rs2	rs1	011	1	ts3	OP-M32
mscte8.m	000000	1	rs2	rs1	000	1	ts3	OP-M32
mscte16.m	000000	1	rs2	rs1	001	1	ts3	OP-M32

mscte64.m 000000 1 rs2 rs1 011 1 ts3 OP-M32 msrte8.m 000011 1 rs2 rs1 000 1 ts3 OP-M32 msrte16.m 000011 1 rs2 rs1 001 1 ts3 OP-M32 msrte64.m 000011 1 rs2 rs1 010 1 ts3 OP-M32 mlae8.v 100001 0 rs2 rs1 000 0 td OP-M32 mlae16.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae64.v 100001 0 rs2 rs1 010 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 011 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe32.v 100010 0 rs2 rs									
msrte8.m 000011 1 rs2 rs1 000 1 ts3 OP-M32 msrte16.m 000011 1 rs2 rs1 001 1 ts3 OP-M32 msrte32.m 000011 1 rs2 rs1 010 1 ts3 OP-M32 mlae8.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae16.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae64.v 100001 0 rs2 rs1 010 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 010 0 td OP-M32 mlce64.v 100000 0 rs2 rs1<	mscte32.m	000000	1	rs2	rs1	010	1	ts3	OP-M32
msrte16.m 000011 1 rs2 rs1 001 1 ts3 OP-M32 msrte632.m 000011 1 rs2 rs1 010 1 ts3 OP-M32 msrte64.m 000011 1 rs2 rs1 011 1 ts3 OP-M32 mlae8.v 100001 0 rs2 rs1 000 0 td OP-M32 mlae16.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae64.v 100001 0 rs2 rs1 010 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 001 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce64.v 100000 0 rs2 rs1	mscte64.m	000000	1	rs2	rs1	011	1	ts3	OP-M32
msrte32.m 000011 1 rs2 rs1 010 1 ts3 OP-M32 msrte64.m 000011 1 rs2 rs1 011 1 ts3 OP-M32 mlae8.v 100001 0 rs2 rs1 000 0 td OP-M32 mlae64.v 100001 0 rs2 rs1 010 0 td OP-M32 mlae64.v 100010 0 rs2 rs1 011 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe4.v 100010 0 rs2 rs1 010 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce6.v 100000 0 rs2 rs1	msrte8.m	000011	1	rs2	rs1	000	1	ts3	OP-M32
msrte64.m 000011 1 rs2 rs1 011 1 ts3 OP-M32 mlae8.v 100001 0 rs2 rs1 000 0 td OP-M32 mlae16.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae64.v 100001 0 rs2 rs1 011 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe32.v 100010 0 rs2 rs1 010 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 011 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce64.v 100000 0 rs2 rs1	msrte16.m	000011	1	rs2	rs1	001	1	ts3	OP-M32
mlae8.v 100001 0 rs2 rs1 000 0 td OP-M32 mlae16.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae32.v 100001 0 rs2 rs1 010 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe32.v 100010 0 rs2 rs1 010 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 010 0 td OP-M32 msae8.v 100001 1 rs2 rs1	msrte32.m	000011	1	rs2	rs1	010	1	ts3	OP-M32
mlae16.v 100001 0 rs2 rs1 001 0 td OP-M32 mlae32.v 100001 0 rs2 rs1 010 0 td OP-M32 mlae64.v 100010 0 rs2 rs1 011 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe32.v 100010 0 rs2 rs1 010 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 010 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 011 0 td OP-M32 msae16.v 100001 1 rs2 rs1	msrte64.m	000011	1	rs2	rs1	011	1	ts3	OP-M32
mlae32.v 100001 0 rs2 rs1 010 0 td OP-M32 mlae64.v 100001 0 rs2 rs1 011 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 010 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 011 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 010 0 td OP-M32 msae8.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1	mlae8.v	100001	0	rs2	rs1	000	0	td	OP-M32
mlae64.v 100001 0 rs2 rs1 011 0 td OP-M32 mlbe8.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 011 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 010 0 td OP-M32 msae8.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae16.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1	mlae16.v	100001	0	rs2	rs1	001	0	td	OP-M32
mlbe8.v 100010 0 rs2 rs1 000 0 td OP-M32 mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe32.v 100010 0 rs2 rs1 010 0 td OP-M32 mlbe64.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 msae8.v 100001 1 rs2 rs1 011 0 td OP-M32 msae16.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1	mlae32.v	100001	0	rs2	rs1	010	0	td	OP-M32
mlbe16.v 100010 0 rs2 rs1 001 0 td OP-M32 mlbe32.v 100010 0 rs2 rs1 010 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 001 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 mse8.v 100000 0 rs2 rs1 010 0 td OP-M32 msae16.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1	mlae64.v	100001	0	rs2	rs1	011	0	td	OP-M32
mlbe32.v 100010 0 rs2 rs1 010 0 td OP-M32 mlbe64.v 100010 0 rs2 rs1 011 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae16.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 <td>mlbe8.v</td> <td>100010</td> <td>0</td> <td>rs2</td> <td>rs1</td> <td>000</td> <td>0</td> <td>td</td> <td>OP-M32</td>	mlbe8.v	100010	0	rs2	rs1	000	0	td	OP-M32
mlbe64.v 100010 0 rs2 rs1 011 0 td OP-M32 mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 011 0 td OP-M32 msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 <td>mlbe16.v</td> <td>100010</td> <td>0</td> <td>rs2</td> <td>rs1</td> <td>001</td> <td>0</td> <td>td</td> <td>OP-M32</td>	mlbe16.v	100010	0	rs2	rs1	001	0	td	OP-M32
mlce8.v 100000 0 rs2 rs1 000 0 td OP-M32 mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 001 0 td OP-M32 msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 </td <td>mlbe32.v</td> <td>100010</td> <td>0</td> <td>rs2</td> <td>rs1</td> <td>010</td> <td>0</td> <td>td</td> <td>OP-M32</td>	mlbe32.v	100010	0	rs2	rs1	010	0	td	OP-M32
mlce16.v 100000 0 rs2 rs1 001 0 td OP-M32 mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 011 0 td OP-M32 msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae16.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1<	mlbe64.v	100010	0	rs2	rs1	011	0	td	OP-M32
mlce32.v 100000 0 rs2 rs1 010 0 td OP-M32 mlce64.v 100000 0 rs2 rs1 011 0 td OP-M32 msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae16.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1 011 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 010 0 ts3 OP-M32	mlce8.v	100000	0	rs2	rs1	000	0	td	OP-M32
mlce64.v 100000 0 rs2 rs1 011 0 td OP-M32 msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae16.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	mlce16.v	100000	0	rs2	rs1	001	0	td	OP-M32
msae8.v 100001 1 rs2 rs1 000 0 ts3 OP-M32 msae16.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	mlce32.v	100000	0	rs2	rs1	010	0	td	OP-M32
msae16.v 100001 1 rs2 rs1 001 0 ts3 OP-M32 msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1 011 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	mlce64.v	100000	0	rs2	rs1	011	0	td	OP-M32
msae32.v 100001 1 rs2 rs1 010 0 ts3 OP-M32 msae64.v 100001 1 rs2 rs1 011 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msae8.v	100001	1	rs2	rs1	000	0	ts3	OP-M32
msae64.v 100001 1 rs2 rs1 011 0 ts3 OP-M32 msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msae16.v	100001	1	rs2	rs1	001	0	ts3	OP-M32
msbe8.v 100010 1 rs2 rs1 000 0 ts3 OP-M32 msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msae32.v	100001	1	rs2	rs1	010	0	ts3	OP-M32
msbe16.v 100010 1 rs2 rs1 001 0 ts3 OP-M32 msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msae64.v	100001	1	rs2	rs1	011	0	ts3	OP-M32
msbe32.v 100010 1 rs2 rs1 010 0 ts3 OP-M32 msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msbe8.v	100010	1	rs2	rs1	000	0	ts3	OP-M32
msbe64.v 100010 1 rs2 rs1 011 0 ts3 OP-M32 msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msbe16.v	100010	1	rs2	rs1	001	0	ts3	OP-M32
msce8.v 100000 1 rs2 rs1 000 0 ts3 OP-M32	msbe32.v	100010	1	rs2	rs1	010	0	ts3	OP-M32
	msbe64.v	100010	1	rs2	rs1	011	0	ts3	OP-M32
msce16 v 100000 1 rs2 rs1 001 0 ts3 OP M32	msce8.v	100000	1	rs2	rs1	000	0	ts3	OP-M32
Insecto.v	msce16.v	100000	1	rs2	rs1	001	0	ts3	OP-M32
msce32.v 100000 1 rs2 rs1 010 0 ts3 OP-M32	msce32.v	100000	1	rs2	rs1	010	0	ts3	OP-M32

	1							1
msce64.v	100000	1	rs2	rs1	011	0	ts3	OP-M32
mlufae8.m	100001	0	rs2	rs1	000	1	td	OP-M32
mlufae16.m	100001	0	rs2	rs1	001	1	td	OP-M32
mlufae32.m	100001	0	rs2	rs1	010	1	td	OP-M32
mlufae64.m	100001	0	rs2	rs1	011	1	td	OP-M32
mlufbe8.m	100010	0	rs2	rs1	000	1	td	OP-M32
mlufbe16.m	100010	0	rs2	rs1	001	1	td	OP-M32
mlufbe32.m	100010	0	rs2	rs1	010	1	td	OP-M32
mlufbe64.m	100010	0	rs2	rs1	011	1	td	OP-M32
mlufce8.m	100000	0	rs2	rs1	000	1	td	OP-M32
mlufce16.m	100000	0	rs2	rs1	001	1	td	OP-M32
mlufce32.m	100000	0	rs2	rs1	010	1	td	OP-M32
mlufce64.m	100000	0	rs2	rs1	011	1	td	OP-M32
msfdae8.m	100001	1	rs2	rs1	000	1	ts3	OP-M32
msfdae16.m	100001	1	rs2	rs1	001	1	ts3	OP-M32
msfdae32.m	100001	1	rs2	rs1	010	1	ts3	OP-M32
msfdae64.m	100001	1	rs2	rs1	011	1	ts3	OP-M32
msfdbe8.m	100010	1	rs2	rs1	000	1	ts3	OP-M32
msfdbe16.m	100010	1	rs2	rs1	001	1	ts3	OP-M32
msfdbe32.m	100010	1	rs2	rs1	010	1	ts3	OP-M32
msfdbe64.m	100010	1	rs2	rs1	011	1	ts3	OP-M32
msfdce8.m	100000	1	rs2	rs1	000	1	ts3	OP-M32
msfdce16.m	100000	1	rs2	rs1	001	1	ts3	OP-M32
msfdce32.m	100000	1	rs2	rs1	010	1	ts3	OP-M32
msfdce64.m	100000	1	rs2	rs1	011	1	ts3	OP-M32

Table 27. Data Move Instructions

E	31 26	25	24 20	19 15	14 12	11 7	60
Format	funct6	di	rs2	rs1	eew	rd	opcode
mmve8.x.s	000100	0	rs2	ts1	000	rd	OP-M32

mmve16.x.s	000100	0	rs2	ts1	001	rd	OP-M32
mmve32.x.s	000100	0	rs2	ts1	010	rd	OP-M32
mmve64.x.s	000100	0	rs2	ts1	011	rd	OP-M32
mmve8.s.x	000100	1	rs2	ts1	000	rd	OP-M32
mmve16.s.x	000100	1	rs2	ts1	001	rd	OP-M32
mmve32.s.x	000100	1	rs2	ts1	010	rd	OP-M32
mmve64.s.x	000100	1	rs2	ts1	011	rd	OP-M32
mfmve8.x.s	000100	0	rs2	ts1	100	rd	OP-M32
mfmve16.x.s	000100	0	rs2	ts1	101	rd	OP-M32
mfmve32.x.s	000100	0	rs2	ts1	110	rd	OP-M32
mfmve64.x.s	000100	0	rs2	ts1	111	rd	OP-M32
mfmve8.s.x	000100	1	rs2	ts1	100	rd	OP-M32
mfmve16.s.x	000100	1	rs2	ts1	101	rd	OP-M32
mfmve32.s.x	000100	1	rs2	ts1	110	rd	OP-M32
mfmve64.s.x	000100	1	rs2	ts1	111	rd	OP-M32
mbcar.m	000101	1	00001	ts1	000	rd	OP-M32
mbcbr.m	000101	1	00010	ts1	000	rd	OP-M32
mbccr.m	000101	1	00000	ts1	000	rd	OP-M32
mbcace8.m	000101	1	00101	ts1	000	rd	OP-M32
mbcace16.m	000101	1	00101	ts1	001	rd	OP-M32
mbcace32.m	000101	1	00101	ts1	010	rd	OP-M32
mbcace64.m	000101	1	00110	ts1	011	rd	OP-M32
mbcbce8.m	000101	1	00110	ts1	000	rd	OP-M32
mbcbce16.m	000101	1	00110	ts1	001	rd	OP-M32
mbcbce32.m	000101	1	00110	ts1	010	rd	OP-M32
mbcbce64.m	000101	1	00110	ts1	011	rd	OP-M32
mbccce8.m	000101	1	00100	ts1	000	rd	OP-M32
mbccce16.m	000101	1	00100	ts1	001	rd	OP-M32
mbccce32.m	000101	1	00100	ts1	010	rd	OP-M32

mbccce64.m	000101	1	00100	ts1	011	rd	OP-M32
mbcaee8.m	000101	1	01001	ts1	000	rd	OP-M32
mbcaee16.m	000101	1	01001	ts1	001	rd	OP-M32
mbcaee32.m	000101	1	01001	ts1	010	rd	OP-M32
mbcaee64.m	000101	1	01010	ts1	011	rd	OP-M32
mbcbee8.m	000101	1	01010	ts1	000	rd	OP-M32
mbcbee16.m	000101	1	01010	ts1	001	rd	OP-M32
mbcbee32.m	000101	1	01010	ts1	010	rd	OP-M32
mbcbee64.m	000101	1	01010	ts1	011	rd	OP-M32
mbccee8.m	000101	1	01000	ts1	000	rd	OP-M32
mbccee16.m	000101	1	01000	ts1	001	rd	OP-M32
mbccee32.m	000101	1	01000	ts1	010	rd	OP-M32
mbccee64.m	000101	1	01000	ts1	011	rd	OP-M32
mtae8.m	000101	1	01101	ts1	000	rd	OP-M32
mtae16.m	000101	1	01101	ts1	001	rd	OP-M32
mtae32.m	000101	1	01101	ts1	010	rd	OP-M32
mtae64.m	000101	1	01101	ts1	011	rd	OP-M32
mtbe8.m	000101	1	01110	ts1	000	rd	OP-M32
mtbe16.m	000101	1	01110	ts1	001	rd	OP-M32
mtbe32.m	000101	1	01110	ts1	010	rd	OP-M32
mtbe64.m	000101	1	01110	ts1	011	rd	OP-M32
mtce8.m	000101	1	01100	ts1	000	rd	OP-M32
mtce16.m	000101	1	01100	ts1	001	rd	OP-M32
mtce32.m	000101	1	01100	ts1	010	rd	OP-M32
mtce64.m	000101	1	01100	ts1	011	rd	OP-M32

Table 28. Zmv Extension Data Move Instructions

Farm 04	31 26	25	24 20	19	18 15	14 12	11	10 7	6 0
Format	funct6	di	rs2	var	rs1	eew	var	rd	opcode
mmvare8.v.m	100100	0	rs2	0	ts1	100	v	ď	OP-M32

mmvare16.v.m	100100	0	rs2	0	ts1	101	v	'd	OP-M32
mmvare32.v.m	100100	0	rs2	0	ts1	110	V	⁄d	OP-M32
mmvare64.v.m	100100	0	rs2	0	ts1	111	v	⁄d	OP-M32
mmvbre8.v.m	100100	0	rs2	1	ts1	100	V	⁄d	OP-M32
mmvbre16.v.m	100100	0	rs2	1	ts1	101	V	⁄d	OP-M32
mmvbre32.v.m	100100	0	rs2	1	ts1	110	V	⁄d	OP-M32
mmvbre64.v.m	100100	0	rs2	1	ts1	111	V	⁄d	OP-M32
mmvcre8.v.m	100100	0	rs2	0	ts1	000	V	⁄d	OP-M32
mmvcre16.v.m	100100	0	rs2	0	ts1	001	V	⁄d	OP-M32
mmvcre32.v.m	100100	0	rs2	0	ts1	010	V	⁄d	OP-M32
mmvcre64.v.m	100100	0	rs2	0	ts1	011	V	⁄d	OP-M32
mmvare8.m.v	100100	1	rs2	v	s1	100	0	td	OP-M32
mmvare16.m.v	100100	1	rs2	v	s1	101	0	td	OP-M32
mmvare32.m.v	100100	1	rs2	v	s1	110	0	td	OP-M32
mmvare64.m.v	100100	1	rs2	vs1		111	0	td	OP-M32
mmvbre8.m.v	100100	1	rs2	v	s1	100	1	td	OP-M32
mmvbre16.m.v	100100	1	rs2	v	s1	101	1	td	OP-M32
mmvbre32.m.v	100100	1	rs2	v	s1	110	1	td	OP-M32
mmvbre64.m.v	100100	1	rs2	v	s1	111	1	td	OP-M32
mmvcre8.m.v	100100	1	rs2	v	s1	000	0	td	OP-M32
mmvcre16.m.v	100100	1	rs2	v	s1	001	0	td	OP-M32
mmvcre32.m.v	100100	1	rs2	v	s1	010	0	td	OP-M32
mmvcre64.m.v	100100	1	rs2	v	s1	011	0	td	OP-M32
mmvace8.v.m	100101	0	rs2	0	ts1	100	V	'd	OP-M32
mmvace16.v.m	100101	0	rs2	0	ts1	101	V	⁄d	OP-M32
mmvace32.v.m	100101	0	rs2	0	0 ts1		V	⁄d	OP-M32
mmvace64.v.m	100101	0	rs2	0	ts1	111	vd		OP-M32
mmvbce8.v.m	100101	0	rs2	1	ts1	100	V	⁄d	OP-M32
mmvbce16.v.m	100101	0	rs2	1	ts1	101	v	⁄d	OP-M32

100101	0	rs2	1	ts1	110	vd		OP-M32
100101	0	rs2	1	ts1	111 vd		OP-M32	
100101	0	rs2	0	ts1	000	v	d	OP-M32
100101	0	rs2	0	ts1	001	v	d	OP-M32
100101	0	rs2	0	ts1	010	v	d	OP-M32
100101	0	rs2	0	ts1	011	v	d	OP-M32
100101	1	rs2	V	s1	100	0	td	OP-M32
100101	1	rs2	V	vs1		0	td	OP-M32
100101	1	rs2	vs1		110	0	td	OP-M32
100101	1	rs2	vs1		111	0	td	OP-M32
100101	1	rs2	V	s1	100	1	td	OP-M32
100101	1	rs2	V	s1	101	1	td	OP-M32
100101	1	rs2	V	s1	110	1	td	OP-M32
100101	1	rs2	V	s1	111	1	td	OP-M32
100101	1	rs2	vs1		000	0	td	OP-M32
100101	1	rs2	vs1		001	0	td	OP-M32
100101	1	rs2	V	s1	010	0	td	OP-M32
100101	1	rs2	V	s1	011	0	td	OP-M32
	100101 100101 100101 100101 100101 100101 100101 100101 100101 100101 100101 100101 100101 100101	100101 0 100101 0 100101 0 100101 0 100101 0 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1 100101 1	100101 0 rs2 100101 1 rs2	100101 0 rs2 1 100101 0 rs2 0 100101 0 rs2 0 100101 0 rs2 0 100101 1 rs2 0 100101 1 rs2 vs 100101 1 rs2 vs	100101 0 rs2 1 ts1 100101 0 rs2 0 ts1 100101 0 rs2 0 ts1 100101 0 rs2 0 ts1 100101 1 rs2 0 ts1 100101 1 rs2 vs1 100101 1 rs2 vs1	100101 0 rs2 1 ts1 111 100101 0 rs2 0 ts1 000 100101 0 rs2 0 ts1 001 100101 0 rs2 0 ts1 010 100101 0 rs2 0 ts1 011 100101 1 rs2 vs1 100 100101 1 rs2 vs1 110 100101 1 rs2 vs1 111 100101 1 rs2 vs1 100 100101 1 rs2 vs1 101 100101 1 rs2 vs1 110 100101 1 rs2 vs1 111 100101 1 rs2 vs1 000 100101 1 rs2 vs1 000 100101 1 rs2 vs1 001	100101 0 rs2 1 ts1 111 v 100101 0 rs2 0 ts1 000 v 100101 0 rs2 0 ts1 001 v 100101 0 rs2 0 ts1 010 v 100101 1 rs2 0 ts1 011 v 100101 1 rs2 vs1 100 0 100101 1 rs2 vs1 110 0 100101 1 rs2 vs1 110 0 100101 1 rs2 vs1 100 1 100101 1 rs2 vs1 101 1 100101 1 rs2 vs1 110 1 100101 1 rs2 vs1 000 0 100101 1 rs2 vs1 000 0 100101 1 rs2	100101 0 rs2 1 ts1 111 vd 100101 0 rs2 0 ts1 000 vd 100101 0 rs2 0 ts1 001 vd 100101 0 rs2 0 ts1 010 vd 100101 0 rs2 0 ts1 011 vd 100101 1 rs2 vs1 100 0 td 100101 1 rs2 vs1 110 0 td 100101 1 rs2 vs1 110 0 td 100101 1 rs2 vs1 110 0 td 100101 1 rs2 vs1 100 1 td 100101 1 rs2 vs1 110 1 td 100101 1 rs2 vs1 110 1 td 100101 1 rs2

Table 29. Matrix Multiplication Instructions

E	31 26	25	24	23 20	19	18 15	14 12	11	11 7	6 0
Format	funct6	fp	sa	ts2	sn	ts1	eew	ma	td	opcode
mmau.mm	000110	0	0	ts2	0	ts1	100	1	td	OP-M32
mmau.h.mm	000110	0	0	ts2	0	ts1	001	1	td	OP-M32
mmau.w.mm	000110	0	0	ts2	0	ts1	010	1	td	OP-M32
mmau.dw.mm	000110	0	0	ts2	0	ts1	011	1	td	OP-M32
msmau.mm	000110	0	1	ts2	0	ts1	100	1	td	OP-M32
msmau.h.mm	000110	0	1	ts2	0	ts1	001	1	td	OP-M32
msmau.w.mm	000110	0	1	ts2	0	ts1	010	1	td	OP-M32
msmau.dw.mm	000110	0	1	ts2	0	ts1	011	1	td	OP-M32

mma.mm	000110	0	0	4.0	_			_		
		U	U	ts2	1	ts1	100	1	td	OP-M32
mma.h.mm	000110	0	0	ts2	1	ts1	001	1	td	OP-M32
mma.w.mm	000110	0	0	ts2	1	ts1	010	1	td	OP-M32
mma.dw.mm	000110	0	0	ts2	1	ts1	011	1	td	OP-M32
msma.mm	000110	0	1	ts2	1	ts1	100	1	td	OP-M32
msma.h.mm	000110	0	1	ts2	1	ts1	001	1	td	OP-M32
msma.w.mm	000110	0	1	ts2	1	ts1	010	1	td	OP-M32
msma.dw.mm	000110	0	1	ts2	1	ts1	011	1	td	OP-M32
mfma.mm	000110	1	0	ts2	1	ts1	100	1	td	OP-M32
mfma.hf.mm	000110	1	0	ts2	1	ts1	001	1	td	OP-M32
mfma.f.mm	000110	1	0	ts2	1	ts1	010	1	td	OP-M32
mfma.d.mm	000110	1	0	ts2	1	ts1	011	1	td	OP-M32
mqmau.mm	000111	0	0	ts2	0	ts1	100	1	td	OP-M32
mqmau.b.mm	000111	0	0	ts2	0	ts1	000	1	td	OP-M32
msqmau.mm	000111	0	1	ts2	0	ts1	100	1	td	OP-M32
msqmau.b.mm	000111	0	1	ts2	0	ts1	000	1	td	OP-M32
mqma.mm	000111	0	0	ts2	1	ts1	100	1	td	OP-M32
mqma.b.mm	000111	0	0	ts2	1	ts1	000	1	td	OP-M32
msqma.mm	000111	0	1	ts2	1	ts1	100	1	td	OP-M32
msqma.b.mm	000111	0	1	ts2	1	ts1	000	1	td	OP-M32
mfwma.mm	000111	1	0	ts2	1	ts1	100	1	td	OP-M32
mfwma.cf.mm	000111	1	0	ts2	1	ts1	000	1	td	OP-M32
mfwma.hf.mm	000111	1	0	ts2	1	ts1	001	1	td	OP-M32
mfwma.f.mm	000111	1	0	ts2	1	ts1	010	1	td	OP-M32
momau.mm	001000	0	0	ts2	0	ts1	100	1	td	OP-M32
momau.hb.mm	001000	0	0	ts2	0	ts1	111	1	td	OP-M32
msomau.mm	001000	0	1	ts2	0	ts1	100	1	td	OP-M32
msomau.hb.mm	001000	0	1	ts2	0	ts1	111	1	td	OP-M32
moma.mm	001000	0	0	ts2	1	ts1	100	1	td	OP-M32

moma.hb.mm	001000	0	0	ts2	1	ts1	111	1	td	OP-M32
msoma.mm	001000	0	1	ts2	1	ts1	100	1	td	OP-M32
msoma.hb.mm	001000	0	1	ts2	1	ts1	111	1	td	OP-M32
mfqma.mm	001000	1	0	ts2	1	ts1	100	1	td	OP-M32
mfqma.cf.mm	001000	1	0	ts2	1	ts1	000	1	td	OP-M32

Table 30. Sparsing Matrix Multiplication Instructions

Format	31 26	25	24	23 20	19	18 15	14 12	11	11 7	60
	funct6	fp	sa	ts2	sn	ts1	eew	sp	td	opcode
mmau.spa.mm	100110	0	0	ts2	0	ts1	100	0	td	OP-M32
mmau.spb.mm	100110	0	0	ts2	0	ts1	100	1	td	OP-M32
mmau.spa.h.mm	100110	0	0	ts2	0	ts1	001	0	td	OP-M32
mmau.spb.h.mm	100110	0	0	ts2	0	ts1	001	1	td	OP-M32
mmau.spa.w.mm	100110	0	0	ts2	0	ts1	010	0	td	OP-M32
mmau.spb.w.mm	100110	0	0	ts2	0	ts1	010	1	td	OP-M32
mmau.spa.dw.mm	100110	0	0	ts2	0	ts1	011	0	td	OP-M32
mmau.spb.dw.mm	100110	0	0	ts2	0	ts1	011	1	td	OP-M32
msmau.spa.mm	100110	0	1	ts2	0	ts1	100	0	td	OP-M32
msmau.spb.mm	100110	0	1	ts2	0	ts1	100	1	td	OP-M32
msmau.spa.h.mm	100110	0	1	ts2	0	ts1	001	0	td	OP-M32
msmau.spb.h.mm	100110	0	1	ts2	0	ts1	001	1	td	OP-M32
msmau.spa.w.mm	100110	0	1	ts2	0	ts1	010	0	td	OP-M32
msmau.spb.w.mm	100110	0	1	ts2	0	ts1	010	1	td	OP-M32
msmau.spa.dw.mm	100110	0	1	ts2	0	ts1	011	0	td	OP-M32
msmau.spb.dw.mm	100110	0	1	ts2	0	ts1	011	1	td	OP-M32
mma.spa.mm	100110	0	0	ts2	1	ts1	100	0	td	OP-M32
mma.spb.mm	100110	0	0	ts2	1	ts1	100	1	td	OP-M32
mma.spa.h.mm	100110	0	0	ts2	1	ts1	001	0	td	OP-M32
mma.spb.h.mm	100110	0	0	ts2	1	ts1	001	1	td	OP-M32

mma.spb.w.mm	100110 100110	0	0	ts2	1	ts1	010	0	td	OP-M32
1		0								1
mma.spa.dw.mm	100110		0	ts2	1	ts1	010	1	td	OP-M32
	100110	0	0	ts2	1	ts1	011	0	td	OP-M32
mma.spb.dw.mm	100110	0	0	ts2	1	ts1	011	1	td	OP-M32
msma.spa.mm	100110	0	1	ts2	1	ts1	100	0	td	OP-M32
msma.spb.mm	100110	0	1	ts2	1	ts1	100	1	td	OP-M32
msma.spa.h.mm	100110	0	1	ts2	1	ts1	001	0	td	OP-M32
msma.spb.h.mm	100110	0	1	ts2	1	ts1	001	1	td	OP-M32
msma.spa.w.mm	100110	0	1	ts2	1	ts1	010	0	td	OP-M32
msma.spb.w.mm	100110	0	1	ts2	1	ts1	010	1	td	OP-M32
msma.spa.dw.mm	100110	0	1	ts2	1	ts1	011	0	td	OP-M32
msma.spb.dw.mm	100110	0	1	ts2	1	ts1	011	1	td	OP-M32
mfma.spa.mm	100110	1	0	ts2	1	ts1	100	0	td	OP-M32
mfma.spb.mm	100110	1	0	ts2	1	ts1	100	1	td	OP-M32
mfma.spa.hf.mm	100110	1	0	ts2	1	ts1	001	0	td	OP-M32
mfma.spb.hf.mm	100110	1	0	ts2	1	ts1	001	1	td	OP-M32
mfma.spa.f.mm	100110	1	0	ts2	1	ts1	010	0	td	OP-M32
mfma.spb.f.mm	100110	1	0	ts2	1	ts1	010	1	td	OP-M32
mfma.spa.d.mm	100110	1	0	ts2	1	ts1	011	0	td	OP-M32
mfma.spb.d.mm	100110	1	0	ts2	1	ts1	011	1	td	OP-M32
mqmau.spa.mm	100111	0	0	ts2	0	ts1	100	0	td	OP-M32
mqmau.spb.mm	100111	0	0	ts2	0	ts1	100	1	td	OP-M32
mqmau.spa.b.mm	100111	0	0	ts2	0	ts1	000	0	td	OP-M32
mqmau.spb.b.mm	100111	0	0	ts2	0	ts1	000	1	td	OP-M32
msqmau.spa.mm	100111	0	1	ts2	0	ts1	100	0	td	OP-M32
msqmau.spb.mm	100111	0	1	ts2	0	ts1	100	1	td	OP-M32
msqmau.spa.b.mm	100111	0	1	ts2	0	ts1	000	0	td	OP-M32
msqmau.spb.b.mm	100111	0	1	ts2	0	ts1	000	1	td	OP-M32
mqma.spa.mm	100111	0	0	ts2	1	ts1	100	0	td	OP-M32

mqma.spb.mm	100111	0	0	ts2	1	ts1	100	1	td	OP-M32
mqma.spa.b.mm	100111	0	0	ts2	1	ts1	000	0	td	OP-M32
mqma.spb.b.mm	100111	0	0	ts2	1	ts1	000	1	td	OP-M32
msqma.spa.mm	100111	0	1	ts2	1	ts1	100	0	td	OP-M32
msqma.spb.mm	100111	0	1	ts2	1	ts1	100	1	td	OP-M32
msqma.spa.b.mm	100111	0	1	ts2	1	ts1	000	0	td	OP-M32
msqma.spb.b.mm	100111	0	1	ts2	1	ts1	000	1	td	OP-M32
mfwma.spa.mm	100111	1	0	ts2	1	ts1	100	0	td	OP-M32
mfwma.spb.mm	100111	1	0	ts2	1	ts1	100	1	td	OP-M32
mfwma.spa.hf.mm	100111	1	0	ts2	1	ts1	001	0	td	OP-M32
mfwma.spb.hf.mm	100111	1	0	ts2	1	ts1	001	1	td	OP-M32
mfwma.spa.f.mm	100111	1	0	ts2	1	ts1	010	0	td	OP-M32
mfwma.spb.f.mm	100111	1	0	ts2	1	ts1	010	1	td	OP-M32
momau.spa.mm	101000	0	0	ts2	0	ts1	100	0	td	OP-M32
momau.spb.mm	101000	0	0	ts2	0	ts1	100	1	td	OP-M32
momau.spa.hb.mm	101000	0	0	ts2	0	ts1	111	0	td	OP-M32
momau.spb.hb.mm	101000	0	0	ts2	0	ts1	111	1	td	OP-M32
msomau.spa.mm	101000	0	1	ts2	0	ts1	100	0	td	OP-M32
msomau.spb.mm	101000	0	1	ts2	0	ts1	100	1	td	OP-M32
msomau.spa.hb.mm	101000	0	1	ts2	0	ts1	111	0	td	OP-M32
msomau.spb.hb.mm	101000	0	1	ts2	0	ts1	111	1	td	OP-M32
moma.spa.mm	101000	0	0	ts2	1	ts1	100	0	td	OP-M32
moma.spb.mm	101000	0	0	ts2	1	ts1	100	1	td	OP-M32
moma.spa.hb.mm	101000	0	0	ts2	1	ts1	111	0	td	OP-M32
moma.spb.hb.mm	101000	0	0	ts2	1	ts1	111	1	td	OP-M32
msoma.spa.mm	101000	0	1	ts2	1	ts1	100	0	td	OP-M32
msoma.spb.mm	101000	0	1	ts2	1	ts1	100	1	td	OP-M32
msoma.spa.hb.mm	101000	0	1	ts2	1	ts1	111	0	td	OP-M32
msoma.spb.hb.mm	101000	0	1	ts2	1	ts1	111	1	td	OP-M32

mfqma.spa.mm	101000	1	0	ts2	1	ts1	100	0	td	OP-M32
mfqma.spb.mm	101000	1	0	ts2	1	ts1	100	1	td	OP-M32
mfqma.spa.cf.mm	101000	1	0	ts2	1	ts1	000	0	td	OP-M32
mfqma.spb.cf.mm	101000	1	0	ts2	1	ts1	000	1	td	OP-M32

Table 31. Element-wise Arithmetic & Logic Instructions

	31 26	25	24	23 20	19	18 15	14 12	11	11 7	6 0
Format										
	funct6	fp	sa	ts2	sn	ts1	eew	ma	td	opcode
maddu.mm	000110	0	0	ts2	0	ts1	100	0	td	OP-M32
maddu.b.mm	000110	0	0	ts2	0	ts1	000	0	td	OP-M32
maddu.h.mm	000110	0	0	ts2	0	ts1	001	0	td	OP-M32
maddu.w.mm	000110	0	0	ts2	0	ts1	010	0	td	OP-M32
maddu.dw.mm	000110	0	0	ts2	0	ts1	011	0	td	OP-M32
msaddu.mm	000110	0	1	ts2	0	ts1	100	0	td	OP-M32
msaddu.b.mm	000110	0	1	ts2	0	ts1	000	0	td	OP-M32
msaddu.h.mm	000110	0	1	ts2	0	ts1	001	0	td	OP-M32
msaddu.w.mm	000110	0	1	ts2	0	ts1	010	0	td	OP-M32
msaddu.dw.mm	000110	0	1	ts2	0	ts1	011	0	td	OP-M32
madd.mm	000110	0	0	ts2	1	ts1	100	0	td	OP-M32
madd.b.mm	000110	0	0	ts2	1	ts1	000	0	td	OP-M32
madd.h.mm	000110	0	0	ts2	1	ts1	001	0	td	OP-M32
madd.w.mm	000110	0	0	ts2	1	ts1	010	0	td	OP-M32
madd.dw.mm	000110	0	0	ts2	1	ts1	011	0	td	OP-M32
msadd.mm	000110	0	1	ts2	1	ts1	100	0	td	OP-M32
msadd.b.mm	000110	0	1	ts2	1	ts1	000	0	td	OP-M32
msadd.h.mm	000110	0	1	ts2	1	ts1	001	0	td	OP-M32
msadd.w.mm	000110	0	1	ts2	1	ts1	010	0	td	OP-M32
msadd.dw.mm	000110	0	1	ts2	1	ts1	011	0	td	OP-M32
mfadd.mm	000110	1	0	ts2	1	ts1	100	0	td	OP-M32
mfadd.hf.mm	000110	1	0	ts2	1	ts1	001	0	td	OP-M32

mfadd.f.mm	000110	1	0	ts2	1	ts1	010	0	td	OP-M32
mfadd.d.mm	000110	1	0	ts2	1	ts1	011	0	td	OP-M32
mwaddu.mm	000111	0	0	ts2	0	ts1	100	0	td	OP-M32
mwaddu.b.mm	000111	0	0	ts2	0	ts1	000	0	td	OP-M32
mwaddu.h.mm	000111	0	0	ts2	0	ts1	001	0	td	OP-M32
mwaddu.w.mm	000111	0	0	ts2	0	ts1	010	0	td	OP-M32
mwadd.mm	000111	0	0	ts2	1	ts1	100	0	td	OP-M32
mwadd.b.mm	000111	0	0	ts2	1	ts1	000	0	td	OP-M32
mwadd.h.mm	000111	0	0	ts2	1	ts1	001	0	td	OP-M32
mwadd.w.mm	000111	0	0	ts2	1	ts1	010	0	td	OP-M32
mfwadd.mm	000111	1	0	ts2	1	ts1	100	0	td	OP-M32
mfwadd.hf.mm	000111	1	0	ts2	1	ts1	001	0	td	OP-M32
mfwadd.f.mm	000111	1	0	ts2	1	ts1	010	0	td	OP-M32
msubu.mm	001000	0	0	ts2	0	ts1	100	0	td	OP-M32
msubu.b.mm	001000	0	0	ts2	0	ts1	000	0	td	OP-M32
msubu.h.mm	001000	0	0	ts2	0	ts1	001	0	td	OP-M32
msubu.w.mm	001000	0	0	ts2	0	ts1	010	0	td	OP-M32
msubu.dw.mm	001000	0	0	ts2	0	ts1	011	0	td	OP-M32
mssubu.mm	001000	0	1	ts2	0	ts1	100	0	td	OP-M32
mssubu.b.mm	001000	0	1	ts2	0	ts1	000	0	td	OP-M32
mssubu.h.mm	001000	0	1	ts2	0	ts1	001	0	td	OP-M32
mssubu.w.mm	001000	0	1	ts2	0	ts1	010	0	td	OP-M32
mssubu.dw.mm	001000	0	1	ts2	0	ts1	011	0	td	OP-M32
msub.mm	001000	0	0	ts2	1	ts1	100	0	td	OP-M32
msub.b.mm	001000	0	0	ts2	1	ts1	000	0	td	OP-M32
msub.h.mm	001000	0	0	ts2	1	ts1	001	0	td	OP-M32
msub.w.mm	001000	0	0	ts2	1	ts1	010	0	td	OP-M32
msub.dw.mm	001000	0	0	ts2	1	ts1	011	0	td	OP-M32
mssub.mm	001000	0	1	ts2	1	ts1	100	0	td	OP-M32

mssub.b.mm 001000 0 1 ts2 mssub.h.mm 001000 0 1 ts2 mssub.w.mm 001000 0 1 ts2 mssub.dw.mm 001000 0 1 ts2 mfsub.mm 001000 1 0 ts2 mfsub.hf.mm 001000 1 0 ts2 mfsub.f.mm 001000 1 0 ts2 mfsub.d.mm 001000 1 0 ts2	1 1 1 1 1	ts1 ts1 ts1 ts1 ts1	000 001 010 011	0 0 0	td td	OP-M32
mssub.w.mm 001000 0 1 ts2 mssub.dw.mm 001000 0 1 ts2 mfsub.mm 001000 1 0 ts2 mfsub.hf.mm 001000 1 0 ts2 mfsub.f.mm 001000 1 0 ts2	1 1 1	ts1	010	0		
mssub.dw.mm 001000 0 1 ts2 mfsub.mm 001000 1 0 ts2 mfsub.hf.mm 001000 1 0 ts2 mfsub.f.mm 001000 1 0 ts2	1	ts1			td	OD M22
mfsub.mm 001000 1 0 ts2 mfsub.hf.mm 001000 1 0 ts2 mfsub.f.mm 001000 1 0 ts2	1		011			OP-M32
mfsub.hf.mm 001000 1 0 ts2 mfsub.f.mm 001000 1 0 ts2		ts1		U	td	OP-M32
mfsub.f.mm 001000 1 0 ts2	1		100	0	td	OP-M32
		ts1	001	0	td	OP-M32
mfsub.d.mm 001000 1 0 ts2	1	ts1	010	0	td	OP-M32
	1	ts1	011	0	td	OP-M32
mwsubu.mm 001001 0 0 ts2	0	ts1	100	0	td	OP-M32
mwsubu.b.mm 001001 0 0 ts2	0	ts1	000	0	td	OP-M32
mwsubu.h.mm 001001 0 0 ts2	0	ts1	001	0	td	OP-M32
mwsubu.w.mm 001001 0 0 ts2	0	ts1	010	0	td	OP-M32
mwsub.mm 001001 0 0 ts2	1	ts1	100	0	td	OP-M32
mwsub.b.mm 001001 0 0 ts2	1	ts1	000	0	td	OP-M32
mwsub.h.mm 001001 0 0 ts2	1	ts1	001	0	td	OP-M32
mwsub.w.mm 001001 0 0 ts2	1	ts1	010	0	td	OP-M32
mfwsub.mm 001001 1 0 ts2	1	ts1	100	0	td	OP-M32
mfwsub.hf.mm 001001 1 0 ts2	1	ts1	001	0	td	OP-M32
mfwsub.f.mm 001001 1 0 ts2	1	ts1	010	0	td	OP-M32
mminu.mm 001010 0 0 ts2	0	ts1	100	0	td	OP-M32
mminu.b.mm 001010 0 0 ts2	0	ts1	000	0	td	OP-M32
mminu.h.mm 001010 0 0 ts2	0	ts1	001	0	td	OP-M32
mminu.w.mm 001010 0 0 ts2	0	ts1	010	0	td	OP-M32
mminu.dw.mm 001010 0 0 ts2	0	ts1	011	0	td	OP-M32
mmaxu.mm 001010 0 1 ts2	0	ts1	100	0	td	OP-M32
mmaxu.b.mm 001010 0 1 ts2	0	ts1	000	0	td	OP-M32
mmaxu.h.mm 001010 0 1 ts2	0	ts1	001	0	td	OP-M32
mmaxu.w.mm 001010 0 1 ts2	0	ts1	010	0	td	OP-M32
mmaxu.dw.mm 001010 0 1 ts2	0	ts1	011	0	td	OP-M32

mmin.b.mm 001010 0 ts2 1 ts1 000 0 td OP-N mmin.b.mm 001010 0 0 ts2 1 ts1 001 0 td OP-N mmin.w.mm 001010 0 0 ts2 1 ts1 010 0 td OP-N mmax.mm 001010 0 1 ts2 1 ts1 100 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 100 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 000 0 td OP-N mmax.h.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.dw.mm 001010 1 ts2 1 ts1 001 0 td OP-N mfmin.hf.mm 001010 1											
mmin.h.mm 001010 0 ts2 1 ts1 001 0 td OP-N mmin.w.mm 001010 0 0 ts2 1 ts1 010 0 td OP-N mmin.dw.mm 001010 0 0 ts2 1 ts1 011 0 td OP-N mmax.mm 001010 0 1 ts2 1 ts1 100 0 td OP-N mmax.h.mm 001010 0 1 ts2 1 ts1 000 0 td OP-N mmax.h.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.dw.mm 001010 0 1 ts2 1 ts1 010 0 td OP-N mfmin.hmm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmax.hmm 001010<	mmin.mm	001010	0	0	ts2	1	ts1	100	0	td	OP-M32
mmin.w.mm 001010 0 ts2 1 ts1 010 0 td OP-N mmin.dw.mm 001010 0 0 ts2 1 ts1 011 0 td OP-N mmax.mm 001010 0 1 ts2 1 ts1 100 0 td OP-N mmax.h.mm 001010 0 1 ts2 1 ts1 000 0 td OP-N mmax.h.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.w.mm 001010 0 1 ts2 1 ts1 010 0 td OP-N mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.f.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmax.hr.mm 001010	mmin.b.mm	001010	0	0	ts2	1	ts1	000	0	td	OP-M32
mmin.dw.mm 001010 0 ts2 1 ts1 011 0 td OP-N mmax.mm 001010 0 1 ts2 1 ts1 100 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 000 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.w.mm 001010 0 1 ts2 1 ts1 010 0 td OP-N mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.f.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N mfmax.f.mm 001010	mmin.h.mm	001010	0	0	ts2	1	ts1	001	0	td	OP-M32
mmax.mm 001010 0 1 ts2 1 ts1 100 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 000 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.dw.mm 001010 0 1 ts2 1 ts1 011 0 td OP-N mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.hf.mm 001010 1 0 ts2 1 ts1 000 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmax.hf.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.d.mm </td <td>mmin.w.mm</td> <td>001010</td> <td>0</td> <td>0</td> <td>ts2</td> <td>1</td> <td>ts1</td> <td>010</td> <td>0</td> <td>td</td> <td>OP-M32</td>	mmin.w.mm	001010	0	0	ts2	1	ts1	010	0	td	OP-M32
mmax.b.mm 001010 0 1 ts2 1 ts1 000 0 td OP-N mmax.b.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.w.mm 001010 0 1 ts2 1 ts1 010 0 td OP-N mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.hf.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.hf.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmax.hf.mm 001010 1 1 ts2 1 ts1 001 0 td OP-N mfmax.d.m	mmin.dw.mm	001010	0	0	ts2	1	ts1	011	0	td	OP-M32
mmax.h.mm 001010 0 1 ts2 1 ts1 001 0 td OP-N mmax.w.mm 001010 0 1 ts2 1 ts1 010 0 td OP-N mfmix.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.hf.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.f.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.f.mm </td <td>mmax.mm</td> <td>001010</td> <td>0</td> <td>1</td> <td>ts2</td> <td>1</td> <td>ts1</td> <td>100</td> <td>0</td> <td>td</td> <td>OP-M32</td>	mmax.mm	001010	0	1	ts2	1	ts1	100	0	td	OP-M32
mmax.w.mm 001010 0 1 ts2 1 ts1 010 0 td OP-N mmax.dw.mm 001010 0 1 ts2 1 ts1 011 0 td OP-N mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.f.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N msmulu.mm <td>mmax.b.mm</td> <td>001010</td> <td>0</td> <td>1</td> <td>ts2</td> <td>1</td> <td>ts1</td> <td>000</td> <td>0</td> <td>td</td> <td>OP-M32</td>	mmax.b.mm	001010	0	1	ts2	1	ts1	000	0	td	OP-M32
mmax.dw.mm 001010 0 1 ts2 1 ts1 011 0 td OP-M mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-M mfmin.hf.mm 001010 1 0 ts2 1 ts1 001 0 td OP-M mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-M mfmin.d.mm 001010 1 0 ts2 1 ts1 010 0 td OP-M mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-M mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-M msmulu.mm 001010 1 1 ts2 1 ts1 010 0 td OP-M msmulu.b.mm	mmax.h.mm	001010	0	1	ts2	1	ts1	001	0	td	OP-M32
mfmin.mm 001010 1 0 ts2 1 ts1 100 0 td OP-N mfmin.hf.mm 001010 1 0 ts2 1 ts1 001 0 td OP-N mfmin.hf.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 011 0 td OP-N mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.hf.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N mfmax.d.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.h.	mmax.w.mm	001010	0	1	ts2	1	ts1	010	0	td	OP-M32
mfmin.hf.mm 001010 1 0 ts2 1 ts1 001 0 td OP-N mfmin.f.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 011 0 td OP-N mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N mfmax.d.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.h.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.w	mmax.dw.mm	001010	0	1	ts2	1	ts1	011	0	td	OP-M32
mfmin.f.mm 001010 1 0 ts2 1 ts1 010 0 td OP-N mfmin.d.mm 001010 1 0 ts2 1 ts1 011 0 td OP-N mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N mfmax.d.mm 001010 1 1 ts2 1 ts1 011 0 td OP-N msmulu.mm 001010 1 1 ts2 0 ts1 100 0 td OP-N msmulu.b.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.b.mm 001011 0 1 ts2 0 ts1 001 0 td OP-N msmulu.w	mfmin.mm	001010	1	0	ts2	1	ts1	100	0	td	OP-M32
mfmin.d.mm 001010 1 0 ts2 1 ts1 011 0 td OP-N mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-N mfmax.hf.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N mfmax.d.mm 001010 1 1 ts2 1 ts1 011 0 td OP-N msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.b.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu	mfmin.hf.mm	001010	1	0	ts2	1	ts1	001	0	td	OP-M32
mfmax.mm 001010 1 1 ts2 1 ts1 100 0 td OP-M mfmax.hf.mm 001010 1 1 ts2 1 ts1 001 0 td OP-M mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-M mfmax.d.mm 001010 1 1 ts2 1 ts1 011 0 td OP-M msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-M msmulu.h.mm 001011 0 1 ts2 0 ts1 000 0 td OP-M msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-M msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-M msmul	mfmin.f.mm	001010	1	0	ts2	1	ts1	010	0	td	OP-M32
mfmax.hf.mm 001010 1 1 ts2 1 ts1 001 0 td OP-M mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-M mfmax.d.mm 001010 1 1 ts2 1 ts1 011 0 td OP-M msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-M msmulu.b.mm 001011 0 1 ts2 0 ts1 000 0 td OP-M msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-M msmulu.dw.mm 001011 0 1 ts2 0 ts1 010 0 td OP-M msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-M m	mfmin.d.mm	001010	1	0	ts2	1	ts1	011	0	td	OP-M32
mfmax.f.mm 001010 1 1 ts2 1 ts1 010 0 td OP-N mfmax.d.mm 001010 1 1 ts2 1 ts1 011 0 td OP-N msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.b.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	mfmax.mm	001010	1	1	ts2	1	ts1	100	0	td	OP-M32
mfmax.d.mm 001010 1 1 ts2 1 ts1 011 0 td OP-N msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.b.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.h.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	mfmax.hf.mm	001010	1	1	ts2	1	ts1	001	0	td	OP-M32
msmulu.mm 001011 0 1 ts2 0 ts1 100 0 td OP-N msmulu.b.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.h.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	mfmax.f.mm	001010	1	1	ts2	1	ts1	010	0	td	OP-M32
msmulu.b.mm 001011 0 1 ts2 0 ts1 000 0 td OP-N msmulu.h.mm 001011 0 1 ts2 0 ts1 001 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	mfmax.d.mm	001010	1	1	ts2	1	ts1	011	0	td	OP-M32
msmulu.h.mm 001011 0 1 ts2 0 ts1 001 0 td OP-N msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	msmulu.mm	001011	0	1	ts2	0	ts1	100	0	td	OP-M32
msmulu.w.mm 001011 0 1 ts2 0 ts1 010 0 td OP-N msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	msmulu.b.mm	001011	0	1	ts2	0	ts1	000	0	td	OP-M32
msmulu.dw.mm 001011 0 1 ts2 0 ts1 011 0 td OP-N mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-N	msmulu.h.mm	001011	0	1	ts2	0	ts1	001	0	td	OP-M32
mmul.mm 001011 0 0 ts2 1 ts1 100 0 td OP-M	msmulu.w.mm	001011	0	1	ts2	0	ts1	010	0	td	OP-M32
	msmulu.dw.mm	001011	0	1	ts2	0	ts1	011	0	td	OP-M32
	mmul.mm	001011	0	0	ts2	1	ts1	100	0	td	OP-M32
mmul.b.mm 001011 0 0 ts2 1 ts1 000 0 td OP-N	mmul.b.mm	001011	0	0	ts2	1	ts1	000	0	td	OP-M32
mmul.h.mm 001011 0 0 ts2 1 ts1 001 0 td OP-N	mmul.h.mm	001011	0	0	ts2	1	ts1	001	0	td	OP-M32
mmul.w.mm 001011 0 0 ts2 1 ts1 010 0 td OP-N	mmul.w.mm	001011	0	0	ts2	1	ts1	010	0	td	OP-M32
mmul.dw.mm 001011 0 0 ts2 1 ts1 011 0 td OP-N	mmul.dw.mm	001011	0	0	ts2	1	ts1	011	0	td	OP-M32
msmul.mm 001011 0 1 ts2 1 ts1 100 0 td OP-M	msmul.mm	001011	0	1	ts2	1	ts1	100	0	td	OP-M32

msmul.b.mm	001011	0	1	ts2	1	ts1	000	0	td	OP-M32
msmul.h.mm	001011	0	1	ts2	1	ts1	001	0	td	OP-M32
msmul.w.mm	001011	0	1	ts2	1	ts1	010	0	td	OP-M32
msmul.dw.mm	001011	0	1	ts2	1	ts1	011	0	td	OP-M32
mfmul.mm	001011	1	0	ts2	1	ts1	100	0	td	OP-M32
mfmul.hf.mm	001011	1	0	ts2	1	ts1	001	0	td	OP-M32
mfmul.f.mm	001011	1	0	ts2	1	ts1	010	0	td	OP-M32
mfmul.d.mm	001011	1	0	ts2	1	ts1	011	0	td	OP-M32
mmulhu.mm	001100	0	0	ts2	0	ts1	100	0	td	OP-M32
mmulhu.b.mm	001100	0	0	ts2	0	ts1	000	0	td	OP-M32
mmulhu.h.mm	001100	0	0	ts2	0	ts1	001	0	td	OP-M32
mmulhu.w.mm	001100	0	0	ts2	0	ts1	010	0	td	OP-M32
mmulhu.dw.mm	001100	0	0	ts2	0	ts1	011	0	td	OP-M32
mmulh.mm	001100	0	0	ts2	1	ts1	100	0	td	OP-M32
mmulh.b.mm	001100	0	0	ts2	1	ts1	000	0	td	OP-M32
mmulh.h.mm	001100	0	0	ts2	1	ts1	001	0	td	OP-M32
mmulh.w.mm	001100	0	0	ts2	1	ts1	010	0	td	OP-M32
mmulh.dw.mm	001100	0	0	ts2	1	ts1	011	0	td	OP-M32
mmulhsu.mm	001100	0	1	ts2	0	ts1	100	0	td	OP-M32
mmulhsu.b.mm	001100	0	1	ts2	0	ts1	000	0	td	OP-M32
mmulhsu.h.mm	001100	0	1	ts2	0	ts1	001	0	td	OP-M32
mmulhsu.w.mm	001100	0	1	ts2	0	ts1	010	0	td	OP-M32
mmulhsu.dw.mm	001100	0	1	ts2	0	ts1	011	0	td	OP-M32
msmulsu.mm	001100	0	1	ts2	1	ts1	100	0	td	OP-M32
msmulsu.b.mm	001100	0	1	ts2	1	ts1	000	0	td	OP-M32
msmulsu.h.mm	001100	0	1	ts2	1	ts1	001	0	td	OP-M32
msmulsu.w.mm	001100	0	1	ts2	1	ts1	010	0	td	OP-M32
msmulsu.dw.mm	001100	0	1	ts2	1	ts1	011	0	td	OP-M32
mfdiv.mm	001100	1	0	ts2	1	ts1	100	0	td	OP-M32

mfdiv.hf.mm	001100	1	0	ts2	1	ts1	001	0	td	OP-M32
mfdiv.f.mm	001100	1	0	ts2	1	ts1	010	0	td	OP-M32
mfdiv.d.mm	001100	1	0	ts2	1	ts1	011	0	td	OP-M32
mwmulu.mm	001101	0	0	ts2	0	ts1	100	0	td	OP-M32
mwmulu.b.mm	001101	0	0	ts2	0	ts1	000	0	td	OP-M32
mwmulu.h.mm	001101	0	0	ts2	0	ts1	001	0	td	OP-M32
mwmulu.w.mm	001101	0	0	ts2	0	ts1	010	0	td	OP-M32
mwmul.mm	001101	0	0	ts2	1	ts1	100	0	td	OP-M32
mwmul.b.mm	001101	0	0	ts2	1	ts1	000	0	td	OP-M32
mwmul.h.mm	001101	0	0	ts2	1	ts1	001	0	td	OP-M32
mwmul.w.mm	001101	0	0	ts2	1	ts1	010	0	td	OP-M32
mfwmul.mm	001101	1	0	ts2	1	ts1	100	0	td	OP-M32
mfwmul.hf.mm	001101	1	0	ts2	1	ts1	001	0	td	OP-M32
mfwmul.f.mm	001101	1	0	ts2	1	ts1	010	0	td	OP-M32
mand.mm	001110	0	0	ts2	0	ts1	100	0	td	OP-M32
mor.mm	001110	0	1	ts2	0	ts1	100	0	td	OP-M32
mxor.mm	001110	0	1	ts2	1	ts1	100	0	td	OP-M32
mfsqrt.mm	001110	1	0	0	1	ts1	100	0	td	OP-M32
mfsqrt.hf.mm	001110	1	0	0	1	ts1	001	0	td	OP-M32
mfsqrt.f.mm	001110	1	0	0	1	ts1	010	0	td	OP-M32
mfsqrt.d.mm	001110	1	0	0	1	ts1	011	0	td	OP-M32
msll.mm	001111	0	0	ts2	0	ts1	100	0	td	OP-M32
msll.b.mm	001111	0	0	ts2	0	ts1	000	0	td	OP-M32
msll.h.mm	001111	0	0	ts2	0	ts1	001	0	td	OP-M32
msll.w.mm	001111	0	0	ts2	0	ts1	010	0	td	OP-M32
msll.dw.mm	001111	0	0	ts2	0	ts1	011	0	td	OP-M32
msrl.mm	001111	0	1	ts2	0	ts1	100	0	td	OP-M32
msrl.b.mm	001111	0	1	ts2	0	ts1	000	0	td	OP-M32
msrl.h.mm	001111	0	1	ts2	0	ts1	001	0	td	OP-M32

msrl.w.mm	001111	0	1	ts2	0	ts1	010	0	td	OP-M32
msrl.dw.mm	001111	0	1	ts2	0	ts1	011	0	td	OP-M32
msra.mm	001111	0	1	ts2	1	ts1	100	0	td	OP-M32
msra.b.mm	001111	0	1	ts2	1	ts1	000	0	td	OP-M32
msra.h.mm	001111	0	1	ts2	1	ts1	001	0	td	OP-M32
msra.w.mm	001111	0	1	ts2	1	ts1	010	0	td	OP-M32
msra.dw.mm	001111	0	1	ts2	1	ts1	011	0	td	OP-M32

Table 32. Type Convert Instructions

			1	_		siructior 				
Format	31 26	25	24 22	21 20	19	18 15	14 12	11	11 7	60
Format	funct6	fd	f3	lmul	sn	ts1	eew	nc	td	opcode
mwcvtu.b.hb.m	010000	0	000	00	0	ts1	111	0	td	OP-M32
mwcvt.b.hb.m	010000	0	000	00	1	ts1	111	0	td	OP-M32
mncvtu.hb.b.m	010000	0	000	lmul	0	ts1	000	1	td	OP-M32
mncvt.hb.b.m	010000	0	000	lmul	1	ts1	000	1	td	OP-M32
msncvtu.hb.b.m	010000	0	100	lmul	0	ts1	000	1	td	OP-M32
msncvt.hb.b.m	010000	0	100	lmul	1	ts1	000	1	td	OP-M32
mfcvt.bf.hf.m	010000	1	000	00	0	ts1	001	0	td	OP-M32
mfcvt.hf.bf.m	010000	1	000	00	1	ts1	001	0	td	OP-M32
mfwcvt.fw.f.m	010000	1	001	00	0	ts1	100	0	td	OP-M32
mfwcvt.hf.cf.m	010000	1	001	00	0	ts1	000	0	td	OP-M32
mfwcvt.f.hf.m	010000	1	001	00	0	ts1	001	0	td	OP-M32
mfwcvt.d.f.m	010000	1	001	00	0	ts1	010	0	td	OP-M32
mfncvt.f.fw.m	010000	1	001	lmul	0	ts1	100	1	td	OP-M32
mfncvt.cf.hf.m	010000	1	001	lmul	0	ts1	001	1	td	OP-M32
mfncvt.hf.f.m	010000	1	001	lmul	0	ts1	010	1	td	OP-M32
mfncvt.f.d.m	010000	1	001	lmul	0	ts1	011	1	td	OP-M32
mfcvtu.f.x.m	010000	1	010	00	0	ts1	100	0	td	OP-M32
mfcvtu.hf.h.m	010000	1	010	00	0	ts1	001	0	td	OP-M32
mfcvtu.f.w.m	010000	1	010	00	0	ts1	010	0	td	OP-M32

mfcvt.f.x.m 010000 1 010 00 1 ts1 100 0 td OP-M: mfcvt.fh.m mfcvt.f.k.m 010000 1 010 00 1 ts1 001 0 td OP-M: mfcvt.f.m.m mfcvt.d.dw.m 010000 1 010 00 1 ts1 010 0 td OP-M: mfcvt.d.dw.m 010000 1 011 0 0 ts1 100 0 td OP-M: mfwcvt.h.f.b.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvt.h.f.b.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvt.f.k.m.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvt.f.k.m.m 010000 1 011 00 1 ts1 000 0 td OP-M: mfwcvt.f.k.m.m 010000 1 011 00 1 ts1 010 <th></th> <th>0.4.0.0.0</th> <th></th> <th>0.10</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>		0.4.0.0.0		0.10							
mfcvt.hf.h.m 010000 1 010 00 1 ts1 001 0 td OP-M: mfcvt.f.w.m mfcvt.f.w.m 010000 1 010 00 1 ts1 010 0 td OP-M: mfcvt.d.dw.m 010000 1 011 0 0 1 ts1 011 0 td OP-M: mfwcvtu.hr.b.m 010000 1 011 00 0 ts1 100 0 td OP-M: mfwcvtu.hr.b.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvt.hr.m. 010000 1 011 00 0 ts1 001 0 td OP-M: mfwcvt.hr.m. 010000 1 011 00 0 ts1 100 0 td OP-M: mfwcvt.hr.m. 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.hr.m. 010000 1 011 00 1 ts1 100 0	mfcvtu.d.dw.m	010000	1	010	00	0	ts1	011	0	td	OP-M32
mfcvt.f.w.m 010000 1 010 00 1 ts1 010 0 td OP-M: mfcvt.d.dw.m mfcvt.d.dw.m 010000 1 010 00 1 ts1 011 0 td OP-M: mfwcvtu.fr.b.m mfwcvtu.fr.b.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvtu.fr.b.m mfwcvtu.f.h.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvt.fr.m. mfwcvt.f.h.m 010000 1 011 00 0 ts1 010 0 td OP-M: mfwcvt.fr.m. mfwcvt.fr.b.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.fr.m. mfwcvt.fr.b.m 010000 1 011 00 1 ts1 000 0 td OP-M: mfwcvt.fr.m. mfncvt.fr.w.m 010000 1 011 Imul 0	mfcvt.f.x.m	010000	1	010	00	1	ts1	100	0	td	OP-M32
mfcvt.d.dw.m 010000 1 010 00 1 ts1 011 0 td OP-M: mfwcvtu.fw.x.m mfwcvtu.hf.b.m 010000 1 011 00 0 ts1 100 0 td OP-M: mfwcvtu.fh.b.m mfwcvtu.f.h.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvt.fh.m. mfwcvt.fw.x.m 010000 1 011 00 0 ts1 010 0 td OP-M: mfwcvt.fh.m. mfwcvt.fh.b.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.fh.m. 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.fh.m. 010000 1 011 00 1 ts1 000 0 td OP-M: mfwcvt.fh.m. 010000 1 011 Immfwcvt.fh.m. 010000 1 011 Immfwcvt.fh.m. 010000 1 011	mfcvt.hf.h.m	010000	1	010	00	1	ts1	001	0	td	OP-M32
mfwcvtu.fw.x.m 010000 1 011 00 0 ts1 100 0 td OP-M: mfwcvtu.f.h.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvtu.f.h.m 010000 1 011 00 0 ts1 001 0 td OP-M: mfwcvt.f.w.x.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.f.h.m. 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.f.h.m 010000 1 011 00 1 ts1 000 0 td OP-M: mfwcvt.f.w.m 010000 1 011 00 1 ts1 010 0 td OP-M: mfncvtu.f.x.w.m 010000 1 011 Imul 0 ts1 100 1 td OP-M:	mfcvt.f.w.m	010000	1	010	00	1	ts1	010	0	td	OP-M32
mfwcvtu.hf.b.m 010000 1 011 00 0 ts1 000 0 td OP-M: mfwcvtu.h.m. mfwcvtu.f.h.m 010000 1 011 00 0 ts1 001 0 td OP-M: mfwcvt.h.m. mfwcvt.f.w.x.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.h.m. mfwcvt.h.b.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.h.m. mfwcvt.h.m 010000 1 011 00 1 ts1 000 0 td OP-M: mfwcvt.h.m. mfmcvt.h.m 010000 1 011 00 1 ts1 010 0 td OP-M: mfwcvt.h.m. mfncvtu.h.f.w.m 010000 1 011 1mul 0 ts1 100 1 td OP-M: mfwcvt.h.m. mfncvt.h.f.w.m 010000 1 011 1mul 1 ts1	mfcvt.d.dw.m	010000	1	010	00	1	ts1	011	0	td	OP-M32
mfwevtu.f.h.m 010000 1 011 00 0 ts1 001 0 td OP-M: mfwevtu.d.w.m mfwevtu.d.w.m 010000 1 011 00 0 ts1 010 0 td OP-M: depth of the process of the pro	mfwcvtu.fw.x.m	010000	1	011	00	0	ts1	100	0	td	OP-M32
mfwevtu.d.w.m 010000 1 011 00 0 ts1 010 0 td OP-M: mfwevt.fw.x.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwevt.fh.b.m 010000 1 011 00 1 ts1 000 0 td OP-M: mfwevt.f.h.m 010000 1 011 00 1 ts1 010 0 td OP-M: mfwevt.d.w.m 010000 1 011 00 1 ts1 010 0 td OP-M: mfnevtu.f.xw.m 010000 1 011 lmul 0 ts1 100 1 td OP-M: mfnevtu.f.dw.m 010000 1 011 lmul 0 ts1 010 1 td OP-M: mfnevt.f.dw.m 010000 1 011 lmul 1 ts1 010 1 td OP-	mfwcvtu.hf.b.m	010000	1	011	00	0	ts1	000	0	td	OP-M32
mfwcvt.fw.x.m 010000 1 011 00 1 ts1 100 0 td OP-M: mfwcvt.hf.b.m 010000 1 011 00 1 ts1 000 0 td OP-M: mfwcvt.f.h.m 010000 1 011 00 1 ts1 001 0 td OP-M: mfwcvt.f.w.m 010000 1 011 lmul 0 ts1 100 1 td OP-M: mfncvtu.f.dw.m 010000 1 011 lmul 0 ts1 010 1 td OP-M: mfncvtu.f.dw.m 010000 1 011 lmul 0 ts1 010 1 td OP-M: mfncvt.f.dw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M: mfcvtu.f.h.m. 010000 1 011 lmul 1 ts1 100 1 td <td< td=""><td>mfwcvtu.f.h.m</td><td>010000</td><td>1</td><td>011</td><td>00</td><td>0</td><td>ts1</td><td>001</td><td>0</td><td>td</td><td>OP-M32</td></td<>	mfwcvtu.f.h.m	010000	1	011	00	0	ts1	001	0	td	OP-M32
mfwcvt.hf.b.m 010000 1 011 00 1 ts1 000 0 td OP-M: OP	mfwcvtu.d.w.m	010000	1	011	00	0	ts1	010	0	td	OP-M32
mfwcvt.f.h.m 010000 1 011 00 1 ts1 001 0 td OP-M: mfwcvt.d.w.m 010000 1 011 00 1 ts1 010 0 td OP-M: mfncvtu.f.xw.m 010000 1 011 lmul 0 ts1 100 1 td OP-M: mfncvtu.f.dw.m 010000 1 011 lmul 0 ts1 010 1 td OP-M: mfncvt.f.dw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M: mfncvt.f.dw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M: mfcvtu.f.dw.m 010000 1 011 lmul 1 ts1 010 1 td OP-M: mfcvtu.k.f.m 010000 0 100 00 0 ts1 100 0 td	mfwcvt.fw.x.m	010000	1	011	00	1	ts1	100	0	td	OP-M32
mfwcvt.d.w.m 010000 1 011 00 1 ts1 010 0 td OP-M: mfncvtu.f.xw.m 010000 1 011 Imul 0 ts1 100 1 td OP-M: mfncvtu.f.xw.m 010000 1 011 Imul 0 ts1 010 1 td OP-M: mfncvt.f.xw.m 010000 1 011 Imul 1 ts1 100 1 td OP-M: mfncvt.f.xw.m 010000 1 011 Imul 1 ts1 100 1 td OP-M: mfncvt.f.dw.m 010000 1 011 Imul 1 ts1 010 1 td OP-M: mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M: mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td	mfwcvt.hf.b.m	010000	1	011	00	1	ts1	000	0	td	OP-M32
mfncvtu.f.xw.m 010000 1 011 lmul 0 ts1 100 1 td OP-M: mfncvtu.hf.w.m 010000 1 011 lmul 0 ts1 010 1 td OP-M: mfncvtu.f.dw.m 010000 1 011 lmul 0 ts1 011 1 td OP-M: mfncvt.f.xw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M: mfncvt.hf.w.m 010000 1 011 lmul 1 ts1 010 1 td OP-M: mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M: mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M: mfcvtu.dw.d.m 010000 0 100 00 0 ts1 010 0 td <t< td=""><td>mfwcvt.f.h.m</td><td>010000</td><td>1</td><td>011</td><td>00</td><td>1</td><td>ts1</td><td>001</td><td>0</td><td>td</td><td>OP-M32</td></t<>	mfwcvt.f.h.m	010000	1	011	00	1	ts1	001	0	td	OP-M32
mfncvtu.hf.w.m 010000 1 011 lmul 0 ts1 010 1 td OP-M3 mfncvtu.f.dw.m 010000 1 011 lmul 0 ts1 011 1 td OP-M3 mfncvt.f.xw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M3 mfncvt.hf.w.m 010000 1 011 lmul 1 ts1 010 1 td OP-M3 mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M3 mfcvtu.h.hf.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td	mfwcvt.d.w.m	010000	1	011	00	1	ts1	010	0	td	OP-M32
mfnevtu.f.dw.m 010000 1 011 lmul 0 ts1 011 1 td OP-M3 mfnevt.f.xw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M3 mfnevt.f.dw.m 010000 1 011 lmul 1 ts1 010 1 td OP-M3 mfnevt.f.dw.m 010000 1 011 lmul 1 ts1 011 1 td OP-M3 mfevtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M3 mfevtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfevtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td OP-M3 mfevt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M	mfncvtu.f.xw.m	010000	1	011	lmul	0	ts1	100	1	td	OP-M32
mfncvt.f.xw.m 010000 1 011 lmul 1 ts1 100 1 td OP-M3 mfncvt.hf.w.m 010000 1 011 lmul 1 ts1 010 1 td OP-M3 mfncvt.f.dw.m 010000 1 011 lmul 1 ts1 011 1 td OP-M3 mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M3 mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M3 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M3 <td>mfncvtu.hf.w.m</td> <td>010000</td> <td>1</td> <td>011</td> <td>lmul</td> <td>0</td> <td>ts1</td> <td>010</td> <td>1</td> <td>td</td> <td>OP-M32</td>	mfncvtu.hf.w.m	010000	1	011	lmul	0	ts1	010	1	td	OP-M32
mfncvt.hf.w.m 010000 1 011 lmul 1 ts1 010 1 td OP-M3 mfncvt.f.dw.m 010000 1 011 lmul 1 ts1 011 1 td OP-M3 mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M3 mfcvtu.h.hf.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td OP-M3 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M3 mfcvt.h.hf.m 010000 0 100 00 1 ts1 010 0 td OP-M3	mfncvtu.f.dw.m	010000	1	011	lmul	0	ts1	011	1	td	OP-M32
mfncvt.f.dw.m 010000 1 011 lmul 1 ts1 011 1 td OP-M3 mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M3 mfcvtu.h.hf.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M3 mfcvt.h.hf.m 010000 0 100 00 1 ts1 000 0 td OP-M3 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M3	mfncvt.f.xw.m	010000	1	011	lmul	1	ts1	100	1	td	OP-M32
mfcvtu.x.f.m 010000 0 100 00 0 ts1 100 0 td OP-M2 mfcvtu.h.hf.m 010000 0 100 00 0 ts1 001 0 td OP-M2 mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M2 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td OP-M2 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M2 mfcvt.h.hf.m 010000 0 100 00 1 ts1 001 0 td OP-M2	mfncvt.hf.w.m	010000	1	011	lmul	1	ts1	010	1	td	OP-M32
mfcvtu.h.hf.m 010000 0 100 00 0 ts1 001 0 td OP-M3 mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M3 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td OP-M3 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M3 mfcvt.h.hf.m 010000 0 100 00 1 ts1 010 0 td OP-M3 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M3	mfncvt.f.dw.m	010000	1	011	lmul	1	ts1	011	1	td	OP-M32
mfcvtu.w.f.m 010000 0 100 00 0 ts1 010 0 td OP-M2 mfcvtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td OP-M2 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M2 mfcvt.h.hf.m 010000 0 100 00 1 ts1 001 0 td OP-M2 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M2	mfcvtu.x.f.m	010000	0	100	00	0	ts1	100	0	td	OP-M32
mfcvtu.dw.d.m 010000 0 100 00 0 ts1 011 0 td OP-M2 mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M2 mfcvt.h.hf.m 010000 0 100 00 1 ts1 001 0 td OP-M2 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M2	mfcvtu.h.hf.m	010000	0	100	00	0	ts1	001	0	td	OP-M32
mfcvt.x.f.m 010000 0 100 00 1 ts1 100 0 td OP-M3 mfcvt.h.hf.m 010000 0 100 00 1 ts1 001 0 td OP-M3 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M3	mfcvtu.w.f.m	010000	0	100	00	0	ts1	010	0	td	OP-M32
mfcvt.h.hf.m 010000 0 100 00 1 ts1 001 0 td OP-M3 mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M3	mfcvtu.dw.d.m	010000	0	100	00	0	ts1	011	0	td	OP-M32
mfcvt.w.f.m 010000 0 100 00 1 ts1 010 0 td OP-M3	mfcvt.x.f.m	010000	0	100	00	1	ts1	100	0	td	OP-M32
	mfcvt.h.hf.m	010000	0	100	00	1	ts1	001	0	td	OP-M32
mfcvt.dw.d.m 010000 0 100 00 1 ts1 011 0 td OP-M3	mfcvt.w.f.m	010000	0	100	00	1	ts1	010	0	td	OP-M32
	mfcvt.dw.d.m	010000	0	100	00	1	ts1	011	0	td	OP-M32
mfwcvtu.xw.f.m 010000 0 101 00 0 ts1 100 0 td OP-M3	mfwcvtu.xw.f.m	010000	0	101	00	0	ts1	100	0	td	OP-M32
mfwcvtu.w.hf.m 010000 0 101 00 0 ts1 001 0 td OP-M3	mfwcvtu.w.hf.m	010000	0	101	00	0	ts1	001	0	td	OP-M32

mfwcvtu.dw.f.m	010000	0	101	00	0	ts1	010	0	td	OP-M32
mfwcvt.xw.f.m	010000	0	101	00	1	ts1	100	0	td	OP-M32
mfwcvt.w.hf.m	010000	0	101	00	1	ts1	001	0	td	OP-M32
mfwcvt.dw.f.m	010000	0	101	00	1	ts1	010	0	td	OP-M32
mfncvtu.x.fw.m	010000	0	110	lmul	0	ts1	100	1	td	OP-M32
mfncvtu.b.hf.m	010000	0	110	lmul	0	ts1	001	1	td	OP-M32
mfncvtu.h.f.m	010000	0	110	lmul	0	ts1	010	1	td	OP-M32
mfncvtu.w.d.m	010000	0	110	lmul	0	ts1	011	1	td	OP-M32
mfncvt.x.fw.m	010000	0	110	lmul	1	ts1	100	1	td	OP-M32
mfncvt.b.hf.m	010000	0	110	lmul	1	ts1	001	1	td	OP-M32
mfncvt.h.f.m	010000	0	110	lmul	1	ts1	010	1	td	OP-M32
mfncvt.w.d.m	010000	0	110	lmul	1	ts1	011	1	td	OP-M32
mfwcvtu.fq.x.m	010000	1	111	00	0	ts1	100	0	td	OP-M32
mfwcvtu.f.b.m	010000	1	111	00	0	ts1	000	0	td	OP-M32
mfwcvt.fq.x.m	010000	1	111	00	1	ts1	100	0	td	OP-M32
mfwcvt.f.b.m	010000	1	111	00	1	ts1	000	0	td	OP-M32
mfncvtu.x.fq.m	010000	0	111	lmul	0	ts1	100	1	td	OP-M32
mfncvtu.b.f.m	010000	0	111	lmul	0	ts1	001	1	td	OP-M32
mfncvt.x.fq.m	010000	0	111	lmul	1	ts1	100	1	td	OP-M32
mfncvt.b.f.m	010000	0	111	lmul	1	ts1	001	1	td	OP-M32