

RISC-V Matrix Specification

Version 0.5b, 12/2024: This document is in development.

Table of Contents

Preamble	1
Copyright and license information	2
Contributors	3
1. Introduction	4
2. Implementation-defined Constant Parameters	5
3. Programmer's Model	6
3.1. Matrix Registers	6
3.2. Matrix Type Register, mtype	7
3.3. Matrix Tile Size Registers, mtilem/mtilek/mtilen	9
3.4. Matrix Start Index Register, mstart	9
3.5. Matrix Control and Status Register, mcsr	9
3.6. Matrix Context Status in mstatus and sstatus	10
4. Instructions	11
4.1. Instruction Formats	11
4.2. Configuration-Setting Instructions	12
4.2.1. mtype Encoding	15
4.2.2. ATM/ATK/ATN Encoding	15
4.2.3. Constraints on Setting mtilem/mtilek/mtilen	16
4.3. Load and Store Instructions	17
4.3.1. Load Instructions	17
4.3.2. Store Instructions	18
4.3.3. Whole Matrix Load & Store Instructions	19
4.4. Data Move Instructions	20
4.4.1. Data Move Instructions between Matrix Registers	20
4.4.2. Data Move Instructions between Matrix and Integer	22
4.4.3. Data Move Instructions between Matrix and Float-point	23
4.4.4. Data Broadcast Instructions	
4.4.5. Matrix Transpose Instructions	24
4.5. Arithmetic and Logic Instructions	25
4.5.1. Matrix Multiplication Instructions	25
4.5.2. Element-Wise Instructions	27
4.6. Type-Convert Instructions	29
5. Intrinsic Examples	34
5.1. Matrix multiplication	
5.2. Matrix multiplication with left matrix transposed	
5.3. Matrix transpose without multiplication	
6. Standard Matrix Extensions	36

36
38
40
42
44
46
48
50
51
53
55
56
58
60
60
61
61 61
61
61 ion . 63
61 ion . 63 64
61 ion . 63 64
61 ion . 63 64 64
61 ion . 63 64 64 65
61 ion . 63 64 64 65 66
61 ion . 63 64 65 66 66
61 ion . 63 64 65 66 66 67
61 ion . 63 64 65 66 66 67 68
61 ion . 63 64 65 66 66 67 68 69
61 ion . 63 64 65 66 67 68 69 70
61 ion . 63 64 65 66 67 68 69 70 71
61 ion . 63 64 65 66 67 68 69 70 71
61 ion . 63 64 65 66 67 68 70 71 71

Preamble



This document is in the Development state

Assume everything can change. This draft specification will change before being accepted as standard, so implementations made to this draft specification will likely not conform to the future standard.

Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at creativecommons.org/licenses/by/4.0/.

Copyright © 2022-2024 Stream Computing Inc.

Contributors

This RISC-V specification has been contributed to directly or indirectly by:

- Chaoqun Wang
- Fujie Fan
- Hui Yao
- Jie Feng
- Kening Zhang
- Kun Hu
- Xin Ouyang
- Xin Yang
- Zhiqiang Liu
- Zhiyong Zhang
- Your name here


We will be very grateful to the huge number of other people who will have helped to improve this specification through their comments, reviews, feedback and questions.

Chapter 1. Introduction

This document describes the matrix extension for RISC-V.

Matrix extension implement matrix multiplications by partitioning the input and output matrix into tiles, which are then stored to matrix registers.

Tile size usually refers to the dimensions of these tiles. For the operation C = AB in figure below, the tile size of C is mtilem \times mtilem, the tile size of A is mtilem \times mtilek and the tile size of B is mtilek \times mtilen.



Each matrix multiplication instruction computes its output tile by stepping through the K dimension in tiles, loading the required values from the A and B matrices, and multiplying and accumulating them into the output.

Matrix extension is strongly inspired by the RISC-V Vector "V" extension.

Chapter 2. Implementation-defined Constant Parameters

Each hart supporting a matrix extension defines four parameters:

- 1. The maximum size in bits of a matrix element that any operation can produce or consume, $ELEN \ge 8$, which must be a power of 2.
- 2. The number of bits in a single matrix tile register, MLEN, which must be a power of 2, and must be no greater than 2^{32} .
- 3. The number of bits in a row of a single matrix tile register, RLEN, which must be a power of 2, and must be no greater than 2^{16} .
- 4. The multiple of length for matrix accumulation registers, AMUL, where the number of bits in a row of a single matrix accumulation register is RLEN × AMUL, and the number of bits in a single matrix accumulation register is MLEN × AMUL.

Some constraints on these parameters are defined as following.

- 1. ELEN \leq RLEN \leq MLEN, this supports matrix tile size from 1×1 to $2^{16} \times 2^{16}$.
- 2. For implementations without widening accumulation space, AMUL = 1.
- 3. For implementations with double-widening accumulation space, AMUL = 2.
- 4. For implementations with quadruple-widening accumulation space, AMUL = 4.
- 5. For implementations with octuple-widening accumulation space, AMUL = 8.
- 6. AMUL with any other value is not allowed.

Chapter 3. Programmer's Model

The matrix extension adds 8 unprivileged CSRs and 16 matrix registers to the base scalar RISC-V ISA.

Address **Privilege** Name **Description** 0xC40 **URO** mtype Matrix tile data type register. 0xC41 **URO** mtilem Tile length in m direction. Tile length in n direction. 0xC42 **URO** mtilen Tile length in k direction. 0xC43 **URO** mtilek 0xC44 **URO** mlenb MLEN/8 (matrix tile register length in bytes). 0xC45 **URO** mrlenb RLEN/8 (matrix tile register row length in bytes). **URO** AMUL. 0xC46 mamul 0x040**URW** mstart Start element index. 0x041URW mcsr Matrix control and status register.


Table 1. Matrix CSRs


3.1. Matrix Registers

The matrix extension adds 8 architectural **Tile Registers** (tr0-tr7) for input tile matrices and 8 architectural **Accumulation Registers** (acc0-acc7) for output accumulation matrices.

A **Tile Register** has a fixed MLEN bits of state, where each row has RLEN bits. As a result, there are MLEN/RLEN rows for each tile register in logic.

An **Accumulation Register** has a fixed MLEN × AMUL bits of state, where each row has RLEN × AMUL bits. As a result, there are MLEN/RLEN rows for each accumulation register in logic.





Accumulation Register Structure.

trO	
tr1	
tr2	
tr3	
tr4	
tr5	
tr6	
tr7	

Tile Register File.

acc0	
acc1	
acc2	
acc3	
acc4	
acc5	
acc6	
acc7	

Accumulation Register File.

An input matrix of matrix multiplication instruction only uses one tile register, and large matrix must be split according to the size of tile defined by MLEN and RLEN.

For widening instructions, each output element is wider than input one. To match the width of input and output, an output matrix may be written back to a wider accumulation register whose length are specified by MLEN x AMUL.

3.2. Matrix Type Register, mtype

The read-only XLEN-wide *matrix type* CSR, mtype, provides the default type used to interpret the contents of the matrix register file, and can only be updated by msettype{i} and field-set instructions. The matrix type determines the organization of elements in each matrix register.



Allowing updates only via type-set or field-set instructions simplifies the maintenance of mtype register state.

The mtype register has an mill field, an msew field, an mba field and several type fields. Bits mtype [XLEN-2:17] should be written with zero, and non-zero values of this field are reserved.

Table 2. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

The msew field is used to specify the element width of source operands. It is used to calculate the maximum values of matrix size.

For each type field, a value 0 means the corresponding type is disabled. Write non-zero value to enable matrix multiplication operation of the specified type. 0 will be returned and mill will be set if the type is not supported.

For mint4 field, write 1 to enable 4-bit integer where a 8-bit integer will be treated as a pair of 4-bit integers. 1'b0 will be returned if 4-bit integer is not supported.

For mint8 field, write 1 to enable 8-bit integer.

For mint 16 field, write 1 to enable 16-bit integer.

For mint64 field, write 1 to enable 64-bit integer.

For mfp8 field, write 2'b01 to enable E4M3, 2'b10 to enable E5M2, and 2'b11 to enable E3M4. mfp8[1:0] always returns 2'b00 if FP8 is not supported.

For mfp16 field, write 2'b01 to enable IEEE-754 half-precision float point (E5M10), and write 2'b10 to enable BFloat16 (E8M7). 2'b11 is reserved.

For mfp32 field, write 2'b01 to enable IEEE-754 single-precison float point (E8M23), and write 2'b10 to enable TensorFloat32 (E8M10). 2'b11 is reserved.

For mfp64 field, write 1 to enable 64-bit double-precision float point. To support FP64 format, the implementation should support "D" extension at the same time. 0 will be returned if FP64 is not supported.

The mba field indicates that the out-of-bound elements is undisturbed or agnostic. When mba is marked undisturbed (mba=0), the out-of-bound elements in a matrix register retain the value it previously held. Otherwise, the out-of-bound elements can be overwritten with any values.

The mma field indicates that the masked elements is undisturbed or agnostic. When mma is marked undisturbed (mma=0), the masked elements in a matrix register retain the value it previously held. Otherwise, the masked elements can be overwritten with any values.

With 64-bit instruction encoding, the mba and mma fields in mtype are reserved and encoded in instruction as a bma field directly, where bma[1] is mba and bma[0] is mma.

3.3. Matrix Tile Size Registers, mtilem/mtilek/mtilen

The XLEN-bit-wide read-only mtilem/mtilek/mtilen CSRs can only be updated by the $msettile\{m|k|n\}\{i\}$ instructions. The registers holds 3 unsigned integers specifying the tile shapes for tiled matrix.

3.4. Matrix Start Index Register, mstart

The mstart read-write CSR specifies the index of the first element to be executed by load/store and element-wise arithmetic instructions. The CSR can be written by hardware on a trap, and its value represents the element on which the trap was taken. The value is the sequential number in row order.

Any legal matrix instruction can reset the mstart to zero at the end of excution.

3.5. Matrix Control and Status Register, mcsr

The mcsr register has 2 fields, and other bits with non-zero value are reserved.

 Bits
 Name
 Description

 XLEN-1:1
 0
 Reserved if non-zero.

 0
 msat
 Integer arithmetic instruction accrued saturation flag.

Table 3. mcsr register layout

If msat bit is set, the results of integer and FP8 will be saturated to the border values of corresponding type.

3.6. Matrix Context Status in mstatus and sstatus

A 2-bit matrix context status field should be added to mstatus and shadowed in status. It is defined analogously to the vector context status field, VS.


Chapter 4. Instructions

4.1. Instruction Formats

The instructions in the matrix extension use 64-bit encoding with prefix 0111111 at the lowest 7 bits and a major opcode xxyyy11 at [38:32], where yyy \neq 111.

Instruction formats are listed below.

Configuration instructions, where funct3 field, inst[14:12], is fixed to 000. The imm field supports 32-bit immediate operand.



Configuration Instructions.

Load & store instructions, where funct3 field is fixed to 001, and 1s field indicates the direction of memory access (load or store). For higher 32 bits, eew field indicates the effective element width, bma field indicates if the out-of-bound and masked elements are agnostic, and mt field indicates the type of matrix (00 for output/accumulation matrix, 01 for left matrix and 10 for right matrix).

63					51	50 49	48 47	46	44	43		39	38		32
	0	00)			mt	bma	ee	w		funct5			xxyyy11	
31	26	25	24	2	0 19		15	14	12	11		7	6		0
	funct6	ls		rs2		rs1		fun	ct3		ms3/md			0111111	

Load/Store Instructions.

Data move instructions, where funct3 field is fixed to 010, di field indicates the moving direction, and rc field indicates the moving dimension (in row, in column or in element). The mks field specifies the source mask register and mk field indicates if the mask register is enabled.

63	59	58	57		53 52	51	50 49	48 47	46	44	43		39	38		32
	mks	mk		00000		rc	mt	bma	ee	W		funct5			xxyyy11	
31		26	25	24	20	19		15	14	12	11		7	6		0
	funct6		di	rs2/im	m		rs1/ms	s1	fun	ct3		rd/md			0111111	

Data Move Instructions.

Matrix multiplication instructions, where funct3 field is fixed to 100, and fp field indicates if the

operation is float-point type. typ* field indicates the data type of source or destination elements (000-011 for 8b-64b, 111 for 4b, and 100 to use msew field of mtype CSR). frm field indicates the rounding mode of float-point result, where the encoding is the same as RVF. sps field specifies the source sparsity index register and sp field indicates if the sparsing mode is enabled.

63	59	58	57	55	54 52	51 49	48 47	46 44	43	39	38		32
	sps	sp	t	typ2	typ1	typd	bma	frm		funct5		xxyyy11	
31		26	25	24	20	19	15	14 12	11	7	6		0
	funct6		fp	1	ms2	ms1		funct3		md		0111111	

Matrix Multiplication Instructions.

Element-wise instructions, where funct3 field is fixed to 101, and fp field indicates if the operation is float-point type. The typ* and frm fields are the same as matrix multiplication instructions. The mks and mk fields are the same as data move instructions.

63	59	58	57	55	54 52	51 49	48 47	46 44	43		39	38	32
	mks	mk	t	yp2	typ1	typd	bma	frm		funct5		xxyyy11	
31		26	25	24	20	19	15	14 12	11		7	6	0
	funct6		fp	1	ms2	ms1		funct3		md		0111111	

Element-wise Immediate Instructions.

Type-convert instructions, where funct3 field is fixed to 111, fd field indicates if the destination is float point, and fs field indicates if the source is float point. Other fields are the same as elementwise instructions.

63		59	58	57		55	54 52	51 4	، 19	48 47	46	44	43		39	38		32
	mks		mk	•	enw	,	typ1	typd		bma	f	rm		funct5			xxyyy11	
31			26	25	24	23	20	19		15	14	12	11		7	6		0
	funct6			fd	fs		funct4	m	ıs1		fui	nct3		md			0111111	

Type-convert Instructions.

4.2. Configuration-Setting Instructions

Due to hardware resource constraints, one of the common ways to handle large-sized matrix multiplication is "tiling", where each iteration of the loop processes a subset of elements, and then continues to iterate until all elements are processed. The Matrix extension provides direct, portable support for this approach.

The block processing of matrix multiplication requires three levels of loops to iterate in the direction of the number of rows of the left matrix (m), the number of columns of the left matrix (k, also the number of rows of the right matrix), and the number of columns of the right matrix (n), given by the application.

The shapes of the matrix tiles to be processed, m (application tile length m or ATM), k (ATK), n (ATN), is used as candidates for mtilem/mtilek/mtilen. Based on microarchitecture implementation, hardware returns a new mtilem/mtilek/mtilen value via a general purpose register (usually

smaller), also stored in mtilem / mtilek / mtilen CSR, which is the shape of tile per iteration handled by hardware.

For a simple matrix multiplication example, check out the Section Intrinsic Example, which describes how the code keeps track of the matrices processed by the hardware each iteration.

A set of instructions is provided to allow rapid configuration of the values in mtile* and mtype to match application needs.

The msettype[i] instructions set the mtype CSR based on their arguments, and write the new value of mtype into rd.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype[31:0] setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.
```

The mset* instructions set the specified field of mtype without affecting other fields.

```
# Set msew field.
msetsew rd, imm
                         # rd = new mtype, set msew to imm[2:0].
msetsew rd, e16 # rd = new mtype, imm = 0.
msetsew rd, e32 # rd = new mtype, imm = 1.
msetsew rd, e64 # rd = new mtype, imm = 2.
msetsew rd, e64 # rd = new mtype, imm = 2.
msetsew rd, e8
                         # rd = new mtype, imm = 0.
# Set mba field.
msetba rd, imm # rd = new mtype, set mba to imm[0].
                       # rd = new mtype, imm = 0.
msetba rd, bu
msetba rd, ba
                         # rd = new mtype, imm = 1.
# Set integer type fields.
msetint rd, int4
                         # rd = new mtype, set mint4 = 1 to enable INT4 type.
msetint rd, int8
                         # rd = new mtype, set mint8 = 1 to enable INT8 type.
msetint rd, int16
msetint rd, int32
msetint rd, int16
                         # rd = new mtype, set mint16 = 1 to enable INT16 type.
                         # rd = new mtype, set mint32 = 1 to enable INT32 type.
msetint rd, int64
                         # rd = new mtype, set mint64 = 1 to enable INT64 type.
# Set float point type fields.
msetfp rd, e4m3
                         # rd = new mtype, set mfp8 = 01 to enable FP8 E4M3 type.
msetfp rd, e5m2
                         # rd = new mtype, set mfp8 = 10 to enable FP8 E5M2 type.
msetfp rd, e3m4
                         # rd = new mtype, set mfp8 = 11 to enable FP8 E3M4 type.
msetfp rd, fp16
                         # rd = new mtype, set mfp16 = 01 to enable FP16 E5M10 type.
msetfp rd, bf16
                         # rd = new mtype, set mfp16 = 10 to enable BF16 E8M7 type.
msetfp rd, fp32
                         # rd = new mtype, set mfp32 = 01 to enable FP32 E8M23 type.
msetfp rd, tf32
                         # rd = new mtype, set mfp32 = 10 to enable TF32 E8M10 type.
msetfp rd, fp64
                         # rd = new mtype, set mfp64 = 1 to enable FP64 type.
```

The munset* instructions unset the specified field of mtype without affecting other fields.

```
munsetint rd, int4
                        # rd = new mtype, set mint4 = 0 to disable INT4 type.
munsetint rd, int8
                        # rd = new mtype, set mint8 = 0 to disable INT8 type.
munsetint rd, int16
                       # rd = new mtype, set mint16 = 0 to disable INT16 type.
munsetint rd, int32
                       # rd = new mtype, set mint32 = 0 to disable INT32 type.
munsetint rd, int64
                        # rd = new mtype, set mint64 = 0 to disable INT64 type.
munsetfp rd, fp8
                        # rd = new mtype, set mfp8 = 00 to disable FP8 type.
                        # rd = new mtype, set mfp16 = 00 to disable FP16 type.
munsetfp rd, fp16
munsetfp rd, fp32
                        # rd = new mtype, set mfp32 = 00 to disable FP32 type.
                        # rd = new mtype, set mfp64 = 0 to disable FP64 type.
munsetfp rd, fp64
```

The field to be set or unset is specified by mtf (inst[42:39]) and the value is specified by imm[10:0] (inst[25:15]).

mtf	field
0000	msew
0001	mint4
0010	mint8
0011	mint16
0100	mint32
0101	mint64
0110	mfp8
0111	mfp16
1000	mfp32
1001	mfp64
1010	mba

Table 4. Field to be set or unset

The $msettile\{m|k|n\}[i]$ instructions set the mtilem/mtilek/mtilen CSRs based on their arguments, and write the new value into rd.

```
msettilemi rd, imm  # rd = new mtilem, imm = ATM
msettilem rd, rs1  # rd = new mtilem, rs1 = ATM
msettileki rd, imm  # rd = new mtilek, imm = ATN
msettilek rd, rs1  # rd = new mtilek, rs1 = ATN
msettileni rd, imm  # rd = new mtilen, imm = ATK
```

```
msettilen rd, rs1  # rd = new mtilen, rs1 = ATK
```

4.2.1. mtype Encoding

Table 5. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

The new mtype value is encoded in the immediate fields of msettypei, and in the rs1 register for msettype. Each field can be set or unset with msetsew, msetba, msetfp, msetint, munsetfp and munsetint instructions independently.

The fields encoded by instruction directly have higher priority than the same fileds in mtype CSR.

4.2.2. ATM/ATK/ATN Encoding

There are three values, TMMAX, TKMAX and TNMAX, represent the maximum shapes of the matrix tiles that could be stored in matrix registers, and can be operated on with a single matrix instruction given the current SEW settings.

The values of TMMAX, TKMAX and TNMAX are related to MLEN and RLEN.

• TMMAX = MLEN / RLEN

- TKMAX = min(MLEN / RLEN, RLEN / SEW)
- TNMAX = RLEN / SEW

For examples, with MLEN=256 and RLEN=64, TMMAX, TKMAX and TNMAX values are shown below.

```
SEW=8, TMMAX=4, TKMAX=4, TNMAX=8 # 4x4x8 8-bit matmul
SEW=16, TMMAX=4, TKMAX=4, TNMAX=4 # 4x4x4 16-bit matmul
SEW=32, TMMAX=4, TKMAX=2, TNMAX=2 # 4x2x2 32-bit matmul
```

The new tile shape settings are based on ATM / ATK / ATN values, which for $msettile\{m|k|n\}$ is encoded in the rs1 and rd fields.

rd	rs1	ATM/ATK/ATN value	Effect on mtilem/mtilek/mtilen
-	!x0	Value in x[rs1]	Normal tiling
!x0	x0	~0	Set mtilem/mtilek/mtilen to TMMAX/TKMAX/TNMAX
x0	x0	Value in mtilem/mtilek/mtilen	Keep existing mtilem/mtilek/mtilen if less than TMMAX/TKMAX/TNMAX

For the $msettile\{m|k|n\}i$ instructions, the ATM / ATK / ATN is encoded as a 10-bit unsigned immediate in the rs1.

4.2.3. Constraints on Setting mtilem/mtilek/mtilen

The msettile{m|k|n}[i] instructions first set TMMAX/TKMAX/TNMAX according to the mtype CSR, then set mtilem/mtilek/mtilen obeying the following constraints (using mtilem & ATM & TMMAX as an example, and the same with mtilek & ATK & TKMAX and mtilen & ATN & TNMAX):

```
    mtilem = ATM if ATM <= TMMAX</li>
    ceil(ATM / 2) <= mtilem <= TMMAX if ATM < (2 * TMMAX)</li>
    mtilem = TMMAX if ATM >= (2 * TMMAX)
```


- 4. Deterministic on any given implementation for same input ATM and TMMAX values
- 5. These specific properties follow from the prior rules:

```
a. mtilem = 0 if ATM = 0
b. mtilem > 0 if ATM > 0
c. mtilem <= TMMAX</li>
d. mtilem <= ATM</li>
e. a value read from mtilem when used as the ATM argument to msettile{m|k|n}{i}
```

results in the same value in mtilem, provided the resultant TMMAX equals the value of TMMAX at the time that mtilem was read.

Continue to use MLEN=256 and RLEN=64 as a example. When SEW=16, TMMAX=4, TKMAX=4, TNMAX=8.

If A is a 7 x 8 matrix and B is a 8 x 14 matrix, we could get mtilem/mtilek/mtilen values as show below, in the last loop of tiling.



4.3. Load and Store Instructions

4.3.1. Load Instructions

Load a matrix tile from memory.

```
# md destination, rs1 base address, rs2 row byte stride

# For left matrix, A
# tile size = mtilem * mtilek
mlae8.m md, (rs1), rs2  # 8-bit left tile load
mlae16.m md, (rs1), rs2  # 16-bit left tile load
mlae32.m md, (rs1), rs2  # 32-bit left tile load
mlae64.m md, (rs1), rs2  # 64-bit left tile load

# For right matrix, B
# tile size = mtilek * mtilen
mlbe8.m md, (rs1), rs2  # 8-bit right tile load
```

```
mlbe16.m md, (rs1), rs2  # 16-bit right tile load
mlbe32.m md, (rs1), rs2  # 32-bit right tile load
mlbe64.m md, (rs1), rs2  # 64-bit right tile load

# For output matrix, C
# tile size = mtilem * mtilen
mlce8.m md, (rs1), rs2  # 8-bit output tile load
mlce16.m md, (rs1), rs2  # 16-bit output tile load
mlce32.m md, (rs1), rs2  # 32-bit output tile load
mlce64.m md, (rs1), rs2  # 64-bit output tile load
```

Load a matrix tile from memory, where the matrix on memory is transposed.

```
# md destination, rs1 base address, rs2 row byte stride
# For left matrix, A
# tile size = mtilek * mtilem
mlate8.m md, (rs1), rs2
                              # 8-bit left tile load
mlate16.m md, (rs1), rs2
                              # 16-bit left tile load
mlate32.m md, (rs1), rs2 # 32-bit left tile load mlate64.m md, (rs1), rs2 # 64-bit left tile load
mlate64.m md, (rs1), rs2
# For right matrix, B
# tile size = mtilen * mtilek
mlbte8.m md, (rs1), rs2
                                # 8-bit right tile load
                            # 16-bit right tile load
mlbte16.m md, (rs1), rs2
mlbte32.m md, (rs1), rs2
                               # 32-bit right tile load
mlbte64.m md, (rs1), rs2
                               # 64-bit right tile load
# For output matrix, C
# tile size = mtilen * mtilem
mlcte8.m md, (rs1), rs2
                                # 8-bit output tile load
                           # 16-bit output tile load
mlcte16.m md, (rs1), rs2
mlcte32.m md, (rs1), rs2
                               # 32-bit output tile load
mlcte64.m md, (rs1), rs2
                                # 64-bit output tile load
```

4.3.2. Store Instructions

Store a matrix tile to memory.

```
# ms3 store data, rs1 base address, rs2 row byte stride

# For left matrix, A
# tile size = mtilem * mtilek
msae8.m ms3, (rs1), rs2  # 8-bit left tile store
msae16.m ms3, (rs1), rs2  # 16-bit left tile store
```

```
msae32.m ms3, (rs1), rs2
                              # 32-bit left tile store
msae64.m ms3, (rs1), rs2
                               # 64-bit left tile store
# For right matrix, B
# tile size = mtilek * mtilen
msbe8.m ms3, (rs1), rs2
                               # 8-bit right tile store
msbe16.m ms3, (rs1), rs2
                               # 16-bit right tile store
                               # 32-bit right tile store
msbe32.m ms3, (rs1), rs2
msbe64.m ms3, (rs1), rs2
                               # 64-bit right tile store
# For output matrix, C
# tile size = mtilem * mtilen
msce8.m ms3, (rs1), rs2
                               # 8-bit output tile store
msce16.m ms3, (rs1), rs2
                               # 16-bit output tile store
msce32.m ms3, (rs1), rs2
                               # 32-bit output tile store
msce64.m ms3, (rs1), rs2
                               # 64-bit output tile store
```

Save a matrix tile to memory, where the matrix on memory is transposed.

```
# ms3 store data, rs1 base address, rs2 row byte stride
# For left matrix, A
# tile size = mtilek * mtilem
msate8.m ms3, (rs1), rs2
                               # 8-bit left tile store
msate16.m ms3, (rs1), rs2
                               # 16-bit left tile store
msate32.m ms3, (rs1), rs2
                              # 32-bit left tile store
msate64.m ms3, (rs1), rs2
                               # 64-bit left tile store
# For right matrix, B
# tile size = mtilen * mtilek
msbte8.m ms3, (rs1), rs2
                               # 8-bit right tile store
msbte16.m ms3, (rs1), rs2
                               # 16-bit right tile store
msbte32.m ms3, (rs1), rs2
                               # 32-bit right tile store
msbte64.m ms3, (rs1), rs2
                               # 64-bit right tile store
# For output matrix, C
# tile size = mtilen * mtilem
mscte8.m ms3, (rs1), rs2
                                # 8-bit output tile store
mscte16.m ms3, (rs1), rs2
                               # 16-bit output tile store
mscte32.m ms3, (rs1), rs2
                                # 32-bit output tile store
mscte64.m ms3, (rs1), rs2
                                # 64-bit output tile store
```

4.3.3. Whole Matrix Load & Store Instructions

Load a whole tile matrix from memory without considering the tile size.

```
mltre8.m md, (rs1), rs2 # 8-bit whole matrix load
mltre16.m md, (rs1), rs2 # 16-bit whole matrix load
mltre32.m md, (rs1), rs2 # 32-bit whole matrix load
mltre64.m md, (rs1), rs2 # 64-bit whole matrix load
```

Load a whole accumulation matrix from memory without considering the tile size.

```
mlacce8.m md, (rs1), rs2 # 8-bit whole matrix load
mlacce16.m md, (rs1), rs2 # 16-bit whole matrix load
mlacce32.m md, (rs1), rs2 # 32-bit whole matrix load
mlacce64.m md, (rs1), rs2 # 64-bit whole matrix load
```

Store a whole tile matrix to memory without considering the tile size.

```
mstre8.m ms3, (rs1), rs2 # 8-bit whole matrix store
mstre16.m ms3, (rs1), rs2 # 16-bit whole matrix store
mstre32.m ms3, (rs1), rs2 # 32-bit whole matrix store
mstre64.m ms3, (rs1), rs2 # 64-bit whole matrix store
```

Store a whole accumulation matrix to memory without considering the tile size.

```
msacce8.m ms3, (rs1), rs2 # 8-bit whole matrix store
msacce16.m ms3, (rs1), rs2 # 16-bit whole matrix store
msacce32.m ms3, (rs1), rs2 # 32-bit whole matrix store
msacce64.m ms3, (rs1), rs2 # 64-bit whole matrix store
```



Whole matrix load and store instructions are usually used for context saving and restoring.

4.4. Data Move Instructions

4.4.1. Data Move Instructions between Matrix Registers

Data move instructions between matrix registers are used to move elements between two tile registers, two accumulation registers, or one tile register and one accumulation register.

```
# md = ms1, md and ms1 are both tile registers.
mmve8.t.t md, ms1
mmve16.t.t md, ms1
mmve32.t.t md, ms1
mmve64.t.t md, ms1
```

```
# md = ms1, md and ms1 are both accumulation registers.
mmve8.a.a md, ms1
mmve16.a.a md, ms1
mmve32.a.a md, ms1
mmve64.a.a md, ms1
# md[i, rs2 * (RLEN / EEW) + j] = ms1[i, j]
# md is an accumulation register and ms1 is a tile register.
mmve8.a.t md, ms1, rs2
mmve16.a.t md, ms1, rs2
mmve32.a.t md, ms1, rs2
mmve64.a.t md, ms1, rs2
# md[i, j] = ms1[i, rs2 * (RLEN / EEW) + j]
# md is a tile register and ms1 is an accumulation register.
mmve8.t.a md, ms1, rs2
mmve16.t.a md, ms1, rs2
mmve32.t.a md, ms1, rs2
mmve64.t.a md, ms1, rs2
# md[i, imm * (RLEN / EEW) + j] = ms1[i, j]
# md is an accumulation register and ms1 is a tile register.
mmvie8.a.t md, ms1, imm
mmvie16.a.t md, ms1, imm
mmvie32.a.t md, ms1, imm
mmvie64.a.t md, ms1, imm
# md[i, j] = ms1[i, imm * (RLEN / EEW) + j]
# md is a tile register and ms1 is an accumulation register.
mmvie8.t.a md, ms1, imm
mmvie16.t.a md, ms1, imm
mmvie32.t.a md, ms1, imm
mmvie64.t.a md, ms1, imm
```

The above data-move instructions support mask register. The mask register is a general matrix register whose element is in bit. Bit 1 means the corresponding element in source register is active. Bit 0 means the corresponding element will not be calculated and its value is determined by bma[0] field (bma[0]=0 for undisturbed and bma[0]=1 for agnostic). Mask register and source register are with the same type (i.e., both tile register or both accumulation register).

For out-of-bound elements of destination register, their values are determined by bma[1] field (bma[0]=0 for undisturbed and bma[0]=1 for agnostic).

The mask register index and bma are used as optional suffixes.

```
mmv*.t/a.t/a md, ms1, [rs1/imm], [mks], [mma], [mba]
```

For example,

```
mmvie8.a.t acc0, tr1, 0, tr0, mma, mba
```

where tr1 is moved to the left part of acc0 and tr0 is the mask register.

4.4.2. Data Move Instructions between Matrix and Integer

Data move instructions between matrix and integer are used to move single element between integer registers and tile registers. Such instructions can change a part of matrix and often used for debug.

```
\# x[rd] = ms1[i, j], i = rs2[15:0], j = rs2[XLEN-1:16]
# rd is an integer register and ms1 is a tile register.
mmve8.x.t rd, ms1, rs2
mmve16.x.t rd, ms1, rs2
mmve32.x.t rd, ms1, rs2
mmve64.x.t rd, ms1, rs2
\# md[i, j] = x[rs1], i = rs2[15:0], j = rs2[XLEN-1:16]
# md is a tile register and rs1 is an integer register.
mmve8.t.x md, rs1, rs2
mmve16.t.x md, rs1, rs2
mmve32.t.x md, rs1, rs2
mmve64.t.x md, rs1, rs2
\# x[rd] = ms1[i, j], i = rs2[15:0], j = rs2[XLEN-1:16]
# rd is an integer register and ms1 is an accumulation register.
mmve8.x.a rd, ms1, rs2
mmve16.x.a rd, ms1, rs2
mmve32.x.a rd, ms1, rs2
mmve64.x.a rd, ms1, rs2
\# md[i, j] = x[rs1], i = rs2[15:0], j = rs2[XLEN-1:16]
# md is an accumulation register and rs1 is an integer register.
mmve8.a.x md, rs1, rs2
mmve16.a.x md, rs1, rs2
mmve32.a.x md, rs1, rs2
mmve64.a.x md, rs1, rs2
```

The mmve*.x.t/a instruction copies a signle SEW-wide element of the matrix register to an integer register, where the element coordinates are specified by rs2. If SEW > XLEN, the least-significat XLEN bits are transferred. If SEW < XLEN, the value is sign-extended to XLEN bits.

The mmve*.t/a.x instruction copies an integer register to an element of the destination matrix register, where the element coordinates are specified by rs2. If SEW < XLEN, the least-significant bits are moved and the upper (XLEN-SEW) bits are ignored. If SEW > XLEN, the value is sign-

extended to SEW bits. The other elements of the tile register are treated as out-of-bound elements, using the setting of ba.

4.4.3. Data Move Instructions between Matrix and Float-point

Float point data move instructions are similar with integer.

```
\# f[rd] = ms1[i, j], i = rs2[15:0], j = rs2[XLEN-1:16]
# rd is a float-point register and ms1 is a tile register.
mfmve8.f.t rd, ms1, rs2
mfmve16.f.t rd, ms1, rs2
mfmve32.f.t rd, ms1, rs2
mfmve64.f.t rd, ms1, rs2
\# md[i, j] = f[rs1], i = rs2[15:0], j = rs2[XLEN-1:16]
# md is a tile register and rs1 is a float-point register.
mfmve8.t.f md, rs1, rs2
mfmve16.t.f md, rs1, rs2
mfmve32.t.f md, rs1, rs2
mfmve64.t.f md, rs1, rs2
\# f[rd] = ms1[i, j], i = rs2[15:0], j = rs2[XLEN-1:16]
# rd is a float-point register and ms1 is an accumulation register.
mfmve8.f.a rd, ms1, rs2
mfmve16.f.a rd, ms1, rs2
mfmve32.f.a rd, ms1, rs2
mfmve64.f.a rd, ms1, rs2
\# md[i, j] = f[rs1], i = rs2[15:0], j = rs2[XLEN-1:16]
# md is an accumulation register and rs1 is a float-point register.
mfmve8.a.f md, rs1, rs2
mfmve16.a.f md, rs1, rs2
mfmve32.a.f md, rs1, rs2
mfmve64.a.f md, rs1, rs2
```

4.4.4. Data Broadcast Instructions

The first row/column and the first element of a matrix register can be broadcasted to fill the whole matrix.

```
# Broadcast the first row of a tile register to fill the whole matrix.

mbcar.m md, ms1

mbcbr.m md, ms1

# Broadcast the first row of an accumulation register to fill the whole matrix.

mbccr.m md, ms1
```

```
# Broadcast the first column of a tile register to fill the whole matrix.
mbcace8.m md, ms1
mbcace16.m md, ms1
mbcace32.m md, ms1
mbcace64.m md, ms1
mbcbce8.m md, ms1
mbcbce16.m md, ms1
mbcbce32.m md, ms1
mbcbce64.m md, ms1
# Broadcast the first column of an accumulation register to fill the whole matrix.
mbccce8.m md, ms1
mbccce16.m md, ms1
mbccce32.m md, ms1
mbccce64.m md, ms1
# Broadcast the first element of a tile register to fill the whole matrix.
mbcaee8.m md, ms1
mbcaee16.m md, ms1
mbcaee32.m md, ms1
mbcaee64.m md, ms1
mbcbee8.m md, ms1
mbcbee16.m md, ms1
mbcbee32.m md, ms1
mbcbee64.m md, ms1
# Broadcast the first element of an accumulation register to fill the whole matrix.
mbccee8.m md, ms1
mbccee16.m md, ms1
mbccee32.m md, ms1
mbccee64.m md, ms1
```

4.4.5. Matrix Transpose Instructions

Transpose instruction can only be used for square matrix. For matrix A, the sizes of two dimensions are both min(mtilem, mtilek). Matrix B and C are similar.

```
# Transpose square matrix of tile register.
mtae8.m md, ms1
mtae16.m md, ms1
mtae32.m md, ms1
mtae64.m md, ms1
mtae64.m md, ms1
```

```
mtbe16.m md, ms1
mtbe64.m md, ms1
mtbe64.m md, ms1

# Transpose square matrix of accumulation register.
mtce8.m md, ms1
mtce16.m md, ms1
mtce32.m md, ms1
mtce64.m md, ms1
```

4.5. Arithmetic and Logic Instructions

4.5.1. Matrix Multiplication Instructions

Matrix Multiplication operations take two matrix tiles from matrix **tile registers** specified by ms1 and ms2 respectively, and the output matrix tile is a matrix **accumulation register** specified by md.

```
# Uniqued integer matrix multiplication and add, md = md + ms1 * ms2.
mmau.[dw].mm
                md, ms1, ms2
                                    # uint64, output no-widen
                                    # uint32, output no-widen
mmau.[w].mm
                md, ms1, ms2
mmau.[h].mm
                md, ms1, ms2
                                    # uint16, output no-widen
mwmau.[w].mm
                                    # uint32, output double-widen
                md, ms1, ms2
mwmau.[h].mm
                md, ms1, ms2
                                    # uint16, output double-widen
mqmau.[b].mm
                md, ms1, ms2
                                    # uint8, output quad-widen
momau.[hb].mm
                md, ms1, ms2
                                    # uint4, output oct-widen
msmau.[dw].mm
                md, ms1, ms2
                                    # uint64, output no-widen and saturated
msmau.[w].mm
                md, ms1, ms2
                                    # uint32, output no-widen and saturated
                md, ms1, ms2
                                    # uint16, output no-widen and saturated
msmau.[h].mm
mswmau.[w].mm
                md, ms1, ms2
                                    # uint32, output double-widen and saturated
                                    # uint16, output double-widen and saturated
mswmau.[h].mm
                md, ms1, ms2
msqmau.[b].mm
                md, ms1, ms2
                                    # uint8, output quad-widen and saturated
msomau.[hb].mm md, ms1, ms2
                                    # uint4, output oct-widen and saturated
# Signed integer matrix multiplication and add, md = md + ms1 * ms2.
                md, ms1, ms2
mma.[dw].mm
                                    # int64, output no-widen
                                    # int32, output no-widen
mma.[w].mm
                md, ms1, ms2
                                    # int16, output no-widen
mma.[h].mm
                md, ms1, ms2
mwma.[w].mm
                md, ms1, ms2
                                    # int32, output double-widen
mwma.[h].mm
                md, ms1, ms2
                                    # int16, output double-widen
mgma.[b].mm
                md, ms1, ms2
                                    # int8, output quad-widen
moma.[hb].mm
                md, ms1, ms2
                                    # int4, output oct-widen
msma.[dw].mm
                md, ms1, ms2
                                    # int64, output no-widen and saturated
msma.[w].mm
                md, ms1, ms2
                                    # int32, output no-widen and saturated
msma.[h].mm
                md, ms1, ms2
                                    # int16, output no-widen and saturated
```

```
mswma.[w].mm
               md, ms1, ms2
                                    # int32, output double-widen and saturated
mswma.[h].mm
               md, ms1, ms2
                                    # int16, output double-widen and saturated
msqma.[b].mm
                md, ms1, ms2
                                    # int8, output quad-widen and saturated
msoma.[hb].mm
                md, ms1, ms2
                                    # int4, output oct-widen and saturated
# Float point matrix multiplication and add, md = md + ms1 * ms2.
mfma.[d].mm
                md, ms1, ms2
                                    # 64-bit float point
mfma.[f].mm
                md, ms1, ms2
                                    # 32-bit float point
mfma.[hf].mm
               md, ms1, ms2
                                    # 16-bit float point
mfwma.[f].mm
                                    # 32-bit float point, output double-widen
               md, ms1, ms2
mfwma.[hf].mm
               md, ms1, ms2
                                    # 16-bit float point, output double-widen
mfwma.[cf].mm
                md, ms1, ms2
                                    # 8-bit float point, output double-widen
                                    # 8-bit float point, output quad-widen
mfqma.[cf].mm
                md, ms1, ms2
```

A subset of these instructions is supported according to the implemented standard extensions (Zmi4, Zmi8, etc.).

The field frm of instruction indicates the rounding mode of float-point matrix instructions. The encoding is shown below.

frm	Mnemonic	Meaning
000	RNE	Round to Nearest, ties to Even
001	RTZ	Round towards Zero
010	RDN	Round Down (towards -∞)
011	RUP	Round Up (towards +∞)
100	RMM	Round to Nearest, ties to Max Magnitude
101		Invalid
110		Invalid
111	DYN	Use fcsr.rm setting

The output matrix register may not be filled. The elements out of bound of mtilem x mtilen are undisturbed or agnostic according to bma[1] setting (bma[1]=0 for undisturbed and bma[1]=1 for agnostic). mba and frm are used as optional suffixes.

```
m*ma*.*.m md, ms1, ms2, [mba], [frm]
```

The default frm value is dyn (111). Other possible values are rne, rtz, rdn, rup and rmm. For example,

```
mfwma.mm acc0, tr0, tr1, mba, rne
```

4.5.2. Element-Wise Instructions

Matrix element-wise add/sub/multiply instructions. The input and output matrices are both accumulation registers and always with size mtilem x mtilen. The element-wise calculation of tile registers can be implemented by combining data move instructions (such as mmve*.a.t and mmve*.t.a).

```
# Unsigned integer matrix element-wise add.
\# md[i,j] = ms1[i,j] + ms2[i,j]
maddu.[hb|b|h|w|dw].mm
                        md, ms1, ms2
msaddu.[hb|b|h|w|dw].mm md, ms1, ms2 # output saturated
mwaddu.[hb|b|h|w].mm
                        md, ms1, ms2 # output double widen
# Signed integer matrix element-wise add.
\# md[i,j] = ms1[i,j] + ms2[i,j]
madd.[hb|b|h|w|dw].mm
                        md, ms1, ms2
msadd.[hb|b|h|w|dw].mm md, ms1, ms2 # output saturated
                        md, ms1, ms2 # output double widen
mwadd.[hb|b|h|w].mm
# Unsigned integer matrix element-wise subtract.
\# md[i,j] = ms1[i,j] - ms2[i,j]
msubu.[hb|b|h|w|dw].mm
                        md, ms1, ms2
mssubu.[hb|b|h|w|dw].mm md, ms1, ms2 # output saturated
mwsubu.[hb|b|h|w].mm
                        md, ms1, ms2 # output double widen
# Signed integer matrix element-wise subtract.
\# md[i,j] = ms1[i,j] - ms2[i,j]
msub.[hb|b|h|w|dw].mm
                        md, ms1, ms2
mssub.[hb|b|h|w|dw].mm md, ms1, ms2 # output saturated
mwsub.[hb|b|h|w].mm
                        md, ms1, ms2 # output double widen
# Integer matrix element-wise minimum.
# md[i,i] = min{ms1[i,i], ms2[i,i]}
mminu.[hb|b|h|w|dw].mm md, ms1, ms2
mmin.[hb|b|h|w|dw].mm
                        md, ms1, ms2
# Integer matrix element-wise maximum.
\# md[i,j] = max\{ms1[i,j], ms2[i,j]\}
mmaxu.[hb|b|h|w|dw].mm md, ms1, ms2
mmax.[hb|b|h|w|dw].mm
                        md, ms1, ms2
# Integer matrix bit-wise logic.
mand.[hb|b|h|w|dw].mm
                        md, ms1, ms2
mor.[hb|b|h|w|dw].mm
                        md, ms1, ms2
```

```
mxor.[hb|b|h|w|dw].mm
                        md, ms1, ms2
# Integer matrix element-wise shift.
msll.[hb|b|h|w|dw].mm
                       md, ms1, ms2
msrl.[hb|b|h|w|dw].mm
                        md, ms1, ms2
msra.[hb|b|h|w|dw].mm
                        md, ms1, ms2
# Integer matrix element-wise multiply.
\# md[i,j] = ms1[i,j] * ms2[i,j]
mmul.[hb|b|h|w|dw].mm
                        md, ms1, ms2 # signed, returning low bits of product
mmulh.[hb|b|h|w|dw].mm md, ms1, ms2 # signed, returning high bits of product
mmulhu.[hb|b|h|w|dw].mm md, ms1, ms2 # unsigned, returning high bits of product
mmulhsu.[hb|b|h|w|dw].mm md, ms1, ms2 # signed-unsigned, returning high bits of
product
# Saturated integer matrix element-wise multiply.
msmul.[hb|b|h|w|dw].mm md, ms1, ms2 # signed
msmulu.[hb|b|h|w|dw].mm md, ms1, ms2 # unsigned
msmulsu.[hb|b|h|w|dw].mm md, ms1, ms2 # signed-unsigned
# Widening integer matrix element-wise multiply.
                       md, ms1, ms2 # signed
mwmul.[hb|b|h|w].mm
mwmulu.[hb|b|h|w].mm
                       md, ms1, ms2 # unsigned
mwmulsu.[hb|b|h|w].mm md, ms1, ms2 # signed-unsigned
# Float matrix element-wise add.
\# md[i,j] = ms1[i,j] + ms2[i,j]
mfadd.[cf|hf|f|d].mm
                       md, ms1, ms2
mfwadd.[cf|hf|f].mm
                        md, ms1, ms2 # output double widen
# Float matrix element-wise subtract.
\# md[i,j] = ms1[i,j] - ms2[i,j]
mfsub.[cf|hf|f|d].mm md, ms1, ms2
mfwsub.[cf|hf|f].mm
                        md, ms1, ms2 # output double widen
# Float matrix element-wise minimum.
# md[i,j] = min{ms1[i,j], ms2[i,j]}
mfmin.[cf|hf|f|d].mm md, ms1, ms2
# Float matrix element-wise maximum.
# md[i,j] = max{ms1[i,j], ms2[i,j]}
mfmax.[cf|hf|f|d].mm md, ms1, ms2
# Float matrix element-wise multiply.
\# md[i,j] = ms1[i,j] * ms2[i,j]
mfmul.[cf|hf|f|d].mm md, ms1, ms2
mfwmul.[cf|hf|f].mm md, ms1, ms2 # output double widen
# Float matrix element-wise divide.
```



There is no matrix-scalar and matrix-vector version for element-wise instructions. Such operations can be replaced by a broadcast instruction and a matrix-matrix element-wise instruction.

Element-wise instructions support mask register. The mask register is a general accumulation register whose element is in bit. Bit 1 means the corresponding element in source register is active. Bit 0 means the corresponding element will not be calculated and its value is determined by bma[0] field (bma[0]=0 for undisturbed and bma[0]=1 for agnostic).

The mask register index, bma and frm are used as optional suffixes.

For example,

```
mfadd.f.mm acc1, acc1, acc2, acc0, mma, mba, rne
```

where acc1 = acc1 + acc2 and acc0 is the mask register.

4.6. Type-Convert Instructions

The input and output matrices of type-convert instructions are both accumulation registers and always with size mtilem x mtilen. The type convert of tile registers can be implemented by combining data move instructions (such as mmve*.a.t and mmve*.t.a).

```
# Convert integer to integer
               md, ms1
mcvt.x.xu.m
                                # uint to int
               md, ms1
                               # uint4 to int4
mcvt.hb.uhb.m
mcvt.b.ub.m
               md, ms1
                               # uint8 to int8
mcvt.h.uh.m
               md, ms1
                               # uint16 to int16
mcvt.w.uw.m
               md, ms1
                               # uint32 to int32
                               # uint64 to int64
mcvt.dw.udw.m
               md, ms1
                               # int to uint
mcvt.xu.x.m
               md, ms1
               md, ms1
                                # int4 to uint4
mcvt.uhb.hb.m
mcvt.ub.b.m
               md, ms1
                               # int8 to uint8
mcvt.uh.h.m
               md, ms1
                                # int16 to uint16
```

```
mcvt.uw.w.m
                md, ms1
                                # int32 to uint32
mcvt.udw.dw.m
                md, ms1
                                # int64 to uint64
mwcvtu.xw.x.m
                md, ms1
                                 # uint to double-width uint
mwcvtu.xq.x.m
                md, ms1
                                 # uint to quad-width uint
mwcvtu.xo.x.m
                md, ms1
                                 # uint to oct-width uint
                md, ms1
                                 # uint4 to uint8
mwcvtu.b.hb.m
                md, ms1
                                 # uint4 to uint16
mwcvtu.h.hb.m
                md, ms1
                                 # uint4 to uint32
mwcvtu.w.hb.m
mwcvtu.h.b.m
                md, ms1
                                 # uint8 to uint16
mwcvtu.w.b.m
                md, ms1
                                 # uint8 to uint32
mwcvtu.w.h.m
                md, ms1
                                 # uint16 to uint32
mwcvtu.dw.w.m
                md, ms1
                                 # uint32 to uint64
                md, ms1
                                 # int to double-width int
mwcvt.xw.x.m
                md, ms1
                                 # int to quad-width int
mwcvt.xq.x.m
mwcvt.xo.x.m
                md, ms1
                                 # int to oct-width int
                md, ms1
mwcvt.b.hb.m
                                 # int4 to int8
mwcvt.h.hb.m
                md, ms1
                                 # int4 to int16
                md, ms1
mwcvt.w.hb.m
                                 # int4 to int32
mwcvt.h.b.m
                md, ms1
                                 # int8 to int16
mwcvt.w.b.m
                md, ms1
                                 # int8 to int32
mwcvt.w.h.m
                md, ms1
                                 # int16 to int32
mwcvt.dw.w.m
                md, ms1
                                 # int32 to int64
mncvtu.x.xw.m
                                 # double-width uint to single-width uint
                md, ms1
mncvtu.x.xq.m
                md, ms1
                                 # quad-width uint to single-width uint
                md, ms1
                                 # oct-width uint to single-width uint
mncvtu.x.xo.m
                                 # uint8 to uint4
mncvtu.hb.b.m
                md, ms1
                md, ms1
mncvtu.hb.h.m
                                 # uint16 to uint4
                md, ms1
                                 # uint32 to uint4
mncvtu.hb.w.m
                md, ms1
mncvtu.b.h.m
                                 # uint16 to uint8
mncvtu.b.w.m
                md, ms1
                                 # uint32 to uint8
mncvtu.h.w.m
                md, ms1
                                 # uint32 to uint16
mncvtu.w.dw.m
                                 # uint64 to uint32
                md, ms1
                md, ms1
                                 # double-width int to single-width int
mncvt.x.xw.m
                                 # quad-width int to single-width int
mncvt.x.xq.m
                md, ms1
                md, ms1
mncvt.x.xo.m
                                 # oct-width int to single-width int
mncvt.hb.b.m
                md, ms1
                                 # int8 to int4
mncvt.hb.h.m
                md, ms1
                                 # int16 to int4
mncvt.hb.w.m
                md, ms1
                                 # int32 to int4
mncvt.b.h.m
                md, ms1
                                 # int16 to int8
mncvt.b.w.m
                                 # int32 to int8
                md, ms1
mncvt.h.w.m
                md, ms1
                                 # int32 to int16
                                 # int64 to int32
mncvt.w.dw.m
                md, ms1
# Convert float to float
mfcvt.bf.hf.m
                                 # fp16 to bf16
```

```
mfcvt.hf.bf.m md, ms1
                              # bf16 to fp16
mfwcvt.fw.f.m
               md, ms1
                               # single-width float to double-width float
mfwcvt.hf.cf.m md, ms1
                               # fp8 to fp16
                               # fp16 to fp32
mfwcvt.f.hf.m
               md, ms1
mfwcvt.d.f.m
               md, ms1
                               # fp32 to fp64
mfncvt.f.fw.m
              md, ms1
                               # double-width float to single-width float
mfncvt.cf.hf.m md, ms1
                               # fp16 to fp8
mfncvt.hf.f.m
               md, ms1
                               # fp32 to fp16
mfncvt.f.d.m
               md, ms1
                               # fp64 to fp32
# Convert integer to float
               md, ms1
                               # uint to float
mfcvtu.f.x.m
mfcvtu.hf.h.m md, ms1
                              # uint16 to fp16
mfcvtu.f.w.m
               md, ms1
                              # uint32 to fp32
mfcvtu.d.dw.m
              md, ms1
                               # uint64 to fp64
mfcvt.f.x.m
               md, ms1
                               # int to float
mfcvt.hf.h.m
               md, ms1
                              # int16 to fp16
mfcvt.f.w.m
               md, ms1
                               # int32 to fp32
mfcvt.d.dw.m
               md, ms1
                               # int64 to fp64
                               # single-width uint to double-width float
mfwcvtu.fw.x.m md, ms1
mfwcvtu.fq.x.m md, ms1
                               # single-width uint to quad-width float
mfwcvtu.fo.x.m md, ms1
                               # single-width uint to oct-width float
mfwcvtu.hf.hb.m md, ms1
                               # uint4 to fp16
mfwcvtu.f.hb.m md, ms1
                               # uint4 to fp32
mfwcvtu.hf.b.m md, ms1
                               # uint8 to fp16
mfwcvtu.f.b.m md, ms1
                               # uint8 to fp32
mfwcvtu.f.h.m
              md, ms1
                               # uint16 to fp32
mfwcvtu.d.w.m
               md, ms1
                               # uint32 to fp64
mfwcvt.fw.x.m
               md, ms1
                               # single-width int to double-width float
mfwcvt.fg.x.m
               md, ms1
                               # single-width int to quad-width float
mfwcvt.fo.x.m
               md, ms1
                               # single-width int to oct-width float
mfwcvt.hf.hb.m md, ms1
                               # int4 to fp16
               md, ms1
mfwcvt.f.hb.m
                               # int4 to fp32
mfwcvt.hf.b.m
               md, ms1
                               # int8 to fp16
               md, ms1
mfwcvt.f.b.m
                               # int8 to fp32
mfwcvt.f.h.m
               md, ms1
                               # int16 to fp32
mfwcvt.d.w.m
               md, ms1
                               # int32 to fp64
mfncvtu.f.xw.m md, ms1
                               # double-width uint to float
mfncvtu.hf.w.m md, ms1
                               # uint32 to fp16
mfncvtu.f.dw.m md, ms1
                               # uint64 to fp32
mfncvt.f.xw.m
               md, ms1
                               # double-width int to float
mfncvt.hf.w.m
               md, ms1
                               # int32 to fp16
```

```
mfncvt.f.dw.m md, ms1
                                # int64 to fp32
# Convert float to integer
                                # float to uint
mfcvtu.x.f.m
               md, ms1
mfcvtu.h.hf.m
               md, ms1
                                # fp16 to uint16
mfcvtu.w.f.m
               md, ms1
                               # fp32 to uint32
                               # fp64 to uint64
mfcvtu.dw.d.m
               md, ms1
mfcvt.x.f.m
               md, ms1
                                # float to int
mfcvt.h.hf.m
               md, ms1
                                # fp16 to int16
                               # fp32 to int32
mfcvt.w.f.m
               md, ms1
mfcvt.dw.d.m
               md, ms1
                                # fp64 to int64
mfwcvtu.xw.f.m md, ms1
                                # single-width float to double-width uint
                                # fp16 to uint32
mfwcvtu.w.hf.m md, ms1
mfwcvtu.dw.f.m md, ms1
                                # fp32 to uint64
mfwcvt.xw.f.m
               md, ms1
                                # single-width float to double-width int
mfwcvt.w.hf.m
               md, ms1
                                # fp16 to int32
mfwcvt.dw.f.m
               md, ms1
                                # fp32 to int64
mfncvtu.x.fw.m md, ms1
                                # double-width float to single-width uint
mfncvtu.x.fq.m md, ms1
                                # quad-width float to single-width uint
mfncvtu.x.fo.m md, ms1
                                # oct-width float to single-width uint
mfncvtu.hb.hf.m md, ms1
                                # fp16 to uint4
mfncvtu.hb.f.m md, ms1
                                # fp32 to uint4
mfncvtu.b.hf.m md, ms1
                                # fp16 to uint8
mfncvtu.b.f.m
               md, ms1
                                # fp32 to uint8
mfncvtu.h.f.m
                                # fp32 to uint16
               md, ms1
mfncvtu.w.d.m
               md, ms1
                                # fp64 to uint32
mfncvt.x.fw.m
               md, ms1
                                # double-width float to single-width int
mfncvt.x.fq.m
               md, ms1
                                # quad-width float to single-width int
mfncvt.x.fo.m
               md, ms1
                                # oct-width float to single-width int
mfncvt.hb.hf.m md, ms1
                                # fp16 to int4
mfncvt.hb.f.m
               md, ms1
                                # fp32 to int4
mfncvt.b.hf.m
                                # fp16 to int8
               md, ms1
mfncvt.b.f.m
                md, ms1
                                # fp32 to int8
mfncvt.h.f.m
               md, ms1
                                # fp32 to int16
mfncvt.w.d.m
                md, ms1
                                # fp64 to int32
```

Type-convert instructions support mask register. The mask register is a general accumulation register whose element is in bit. Bit 1 means the corresponding element in source register is active and will be converted. Bit 0 means the corresponding element will not be converted and its value is determined by bma[0] field (bma[0]=0 for undisturbed and bma[0]=1 for agnostic).

The mask register index, bma and frm are used as optional suffixes.

m*cvt*.*.*.m md, ms1, [mks], [mma], [mba], [frm]

Chapter 5. Intrinsic Examples

5.1. Matrix multiplication

```
void matmul_float16(c, a, b, m, k, n) {
   msettype(e16);
                                             // use 16bit input matrix element
   for (i = 0; i < m; i += mtilem) {
                                          // loop at dim m with tiling
       mtilem = msettilem(m-i);
       for (j = 0; j < n; j += mtilen) { // loop at dim n with tiling
           mtilen = msettilen(n-j);
           out = mwsub_mm(out, out)
                                           // clear output reg
           for (s = 0; s < k; s += mtilek) { // loop at dim k with tiling
               mtilek = msettilek(k-s);
               tr1 = mlae16_m(&a[i][s], k*2); // load left matrix a
               tr2 = mlbe16_m(&b[s][j], n*2); // load right matrix b
               out = mfwma_mm(tr1, tr2);  // tiled matrix multiply,
                                             // double widen output
           }
                                           // convert widen result
           out = mfncvt_f_fw_m(out);
           msce16_m(out, &c[i][j], n*2);  // store to matrix c
   }
}
```

5.2. Matrix multiplication with left matrix transposed

```
void matmul_a_tr_float16(c, a, b, m, k, n) {
   msettype(e16);
                                             // use 16bit input matrix element
   for (i = 0; i < m; i += mtilem) {
                                             // loop at dim m with tiling
       mtilem = msettilem(m-i);
       for (j = 0; j < n; j += mtilen) { // loop at dim n with tiling
           mtilen = msettilen(n-j);
           out = mwsub_mm(out, out)
                                          // clear output reg
           for (s = 0; s < k; s += mtilek) { // loop at dim k with tiling
              mtilek = msettilek(k-s);
               tr1 = mlate16_m(&a[s][i], m*2); // load transposed left matrix a
               tr2 = mlbe16_m(&a[s][j], n*2); // load right matrix b
               out = mfwma_mm(tr1, tr2);  // tiled matrix multiply,
                                            // double widen output
```

```
out = mfncvt_f_fw_m(out);  // convert widen result
    msce16_m(out, &c[i][j], n*2);  // store to matrix c
}
}
```

5.3. Matrix transpose without multiplication

Chapter 6. Standard Matrix Extensions

6.1. Zmi4: Matrix 4-bit Integer Extension

The Zmi4 extension allows to use 4-bit integer as the data type of input matrix elements.

The Zmi4 extension adds a bit mtype[3] in mtype register.

Table 6. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint4 field, write 1 to enable 4-bit integer where a 8-bit integer will be treated as a pair of 4-bit integers (the size of a row must be even). 0 will be returned and mtype.mill will be set if 4-bit integer is not supported.

The mint4 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int4  # rd = new mtype, set mint4 = 1 to enable INT4 type.
```

```
munsetint rd, int4  # rd = new mtype, set mint4 = 0 to disable INT4 type.
```

As int4 must be in pair, the e8 load/store and data move instructions are reused for int4 data.

The element-wise and type-convert instructions with suffix .hb are added for int4 format.

Four octuple-widen instructions are added to support int4 matrix multiplication. So the output type is always 32-bit integer. As a result, int32 element-wise instructions and type-convert instructions between int4 and int32 must be supported for accumulation registers.

```
# Matrix multiplication instructions.
momau.[hb].mm
                    md, ms1, ms2
msomau.[hb].mm
                    md, ms1, ms2
moma.[hb].mm
                    md, ms1, ms2
msoma.[hb].mm
                    md, ms1, ms2
# Element-wise instructions.
maddu.[hb|w].mm
                    md, ms1, ms2
msaddu.[hb|w].mm
                    md, ms1, ms2
mwaddu.[hb].mm
                    md, ms1, ms2
madd.[hb|w].mm
                    md, ms1, ms2
msadd.[hb|w].mm
                    md, ms1, ms2
mwadd.[hb].mm
                    md, ms1, ms2
. . .
mwmul.[hb].mm
                    md, ms1, ms2
mwmulu.[hb].mm
                    md, ms1, ms2
mwmulsu.[hb].mm
                    md, ms1, ms2
# Type-convert instructions.
mcvt.x.xu.m
                    md, ms1
mcvt.hb.uhb.m
                    md, ms1
mcvt.xu.x.m
                    md, ms1
mcvt.uhb.hb.m
                    md, ms1
                    md, ms1
mwcvtu.xw.x.m
mwcvtu.xq.x.m
                    md, ms1
mwcvtu.xo.x.m
                    md, ms1
mwcvtu.b.hb.m
                    md, ms1
mwcvtu.h.hb.m
                    md, ms1
mwcvtu.w.hb.m
                    md, ms1
                    md, ms1
mwcvt.xw.x.m
mwcvt.xq.x.m
                    md, ms1
                    md, ms1
mwcvt.xo.x.m
```

```
mwcvt.b.hb.m
                    md, ms1
mwcvt.h.hb.m
                    md, ms1
mwcvt.w.hb.m
                    md, ms1
mncvtu.x.xw.m
                    md, ms1
                    md, ms1
mncvtu.x.xq.m
mncvtu.x.xo.m
                    md, ms1
mncvtu.hb.b.m
                    md, ms1
mncvtu.hb.h.m
                    md, ms1
mncvtu.hb.w.m
                    md, ms1
mncvt.x.xw.m
                    md, ms1
                    md, ms1
mncvt.x.xq.m
                    md, ms1
mncvt.x.xo.m
mncvt.hb.b.m
                    md, ms1
mncvt.hb.h.m
                    md, ms1
mncvt.hb.w.m
                    md, ms1
```

6.2. Zmi8: Matrix 8-bit Integer Extension

The Zmi8 extension allows to use 8-bit integer as the data type of input matrix elements.

The Zmi8 extension adds a bit mtype[4] in mtype register.

Table 7. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.

Bits	Name	Description
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint8 field, write 1 to enable 8-bit integer. 0 will be returned and mtype.mill will be set if 8-bit integer is not supported.

The mint8 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int8  # rd = new mtype, set mint8 = 1 to enable INT8 type.
munsetint rd, int8  # rd = new mtype, set mint8 = 0 to disable INT8 type.
```

The e8 load/store and data move instructions are used for int8 data.

The element-wise and type-convert instructions with .b suffix are added for int8 format.

Four quadruple-widen instructions are added to support int8 matrix multiplication. So the output type is always 32-bit integer. As a result, int32 element-wise instructions and type-convert instructions between int8 and int32 must be supported for accumulation registers.

```
# Matrix multiplication instructions.
mqmau.[b].mm
                   md, ms1, ms2
msqmau.[b].mm
                   md, ms1, ms2
mqma.[b].mm
                   md, ms1, ms2
msqma.[b].mm
                   md, ms1, ms2
# Element-wise instructions.
maddu.[b|w].mm
                   md, ms1, ms2
msaddu.[b|w].mm
                   md, ms1, ms2
mwaddu.[b].mm
                   md, ms1, ms2
madd.[b|w].mm
                    md, ms1, ms2
msadd.[b|w].mm
                   md, ms1, ms2
mwadd.[b].mm
                    md, ms1, ms2
mwmul.[b].mm
                   md, ms1, ms2
mwmulu.[b].mm
                   md, ms1, ms2
mwmulsu.[b].mm
                    md, ms1, ms2
```

```
# Type-convert instructions.
mcvt.x.xu.m
                   md, ms1
mcvt.b.ub.m
                   md, ms1
mcvt.xu.x.m
                   md, ms1
mcvt.ub.b.m
                   md, ms1
mwcvtu.xw.x.m
                   md, ms1
mwcvtu.xq.x.m
                   md, ms1
mwcvtu.h.b.m
                   md, ms1
mwcvtu.w.b.m
                   md, ms1
                   md, ms1
mwcvt.xw.x.m
                   md, ms1
mwcvt.xq.x.m
mwcvt.h.b.m
                  md, ms1
mwcvt.w.b.m
                   md, ms1
mncvtu.x.xw.m
                   md, ms1
                   md, ms1
mncvtu.x.xq.m
                   md, ms1
mncvtu.b.h.m
mncvtu.b.w.m
                   md, ms1
                   md, ms1
mncvt.x.xw.m
mncvt.x.xq.m
                   md, ms1
mncvt.b.h.m
                   md, ms1
mncvt.b.w.m
                   md, ms1
```

6.3. Zmi16: Matrix 16-bit Integer Extension

The Zmi16 extension allows to use 16-bit integer as the data type of input matrix elements.

The Zmi16 extension adds a bit mtype[5] in mtype register.

Table 8. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.

Bits	Name	Description
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint16 field, write 1 to enable 16-bit integer. 0 will be returned and mtype.mill will be set if 16-bit integer is not supported.

The mint16 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int16  # rd = new mtype, set mint16 = 1 to enable INT16 type.
munsetint rd, int16  # rd = new mtype, set mint16 = 0 to disable INT16 type.
```

The e16 load/store and data move instructions are used for int16 data.

The element-wise and type-convert instructions with .h suffix are added for int16 format.

Six no-widen and double-widen instructions are added to support int16 matrix multiplication. So the output type is 16-bit or 32-bit integer.

```
# Matrix multiplication instructions.
mmau.[h].mm
                   md, ms1, ms2
msmau.[h].mm
                   md, ms1, ms2
mwmau.[h].mm
                   md, ms1, ms2
mma.[h].mm
                    md, ms1, ms2
msma.[h].mm
                    md, ms1, ms2
mwma.[h].mm
                   md, ms1, ms2
# Element-wise instructions.
maddu.[h|w].mm
                   md, ms1, ms2
msaddu.[h|w].mm
                   md, ms1, ms2
mwaddu.[h].mm
                   md, ms1, ms2
```

```
madd.[h|w].mm
                    md, ms1, ms2
msadd.[h|w].mm
                    md, ms1, ms2
mwadd.[h].mm
                    md, ms1, ms2
mwmul.[h].mm
                    md, ms1, ms2
mwmulu.[h].mm
                    md, ms1, ms2
mwmulsu.[h].mm
                    md, ms1, ms2
# Type-convert instructions.
mcvt.x.xu.m
                    md, ms1
mcvt.h.uh.m
                    md, ms1
                    md, ms1
mcvt.xu.x.m
mcvt.uh.h.m
                    md, ms1
mwcvtu.xw.x.m
                    md, ms1
                    md, ms1
mwcvtu.w.h.m
                    md, ms1
mwcvt.xw.x.m
mwcvt.w.h.m
                    md, ms1
                    md, ms1
mncvtu.x.xw.m
mncvtu.h.w.m
                    md, ms1
mncvt.x.xw.m
                    md, ms1
mncvt.h.w.m
                    md, ms1
```

6.4. Zmi32: Matrix 32-bit Integer Extension

The Zmi32 extension allows to use 32-bit integer as the data type of input matrix elements.

The Zmi32 extension adds a bit mtype[6] in mtype register.

Table 9. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.

Bits	Name	Description
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint32 field, write 1 to enable 32-bit integer. 0 will be returned and mtype.mill will be set if 32-bit integer is not supported.

The mint32 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int32  # rd = new mtype, set mint32 = 1 to enable INT32 type.
munsetint rd, int32  # rd = new mtype, set mint32 = 0 to disable INT32 type.
```

The e32 load/store and data move instructions are used for int32 data.

The element-wise and type-convert instructions with .w suffix are added for int32 format.

Four no-widen instructions are added to support int32 matrix multiplication. So the output type is always 32-bit integer.

```
# Matrix multiplication instructions.
mmau.[w].mm
                    md, ms1, ms2
msmau.[w].mm
                    md, ms1, ms2
mma.[w].mm
                    md, ms1, ms2
msma.[w].mm
                    md, ms1, ms2
# Element-wise instructions.
maddu.[w].mm
                    md, ms1, ms2
msaddu.[w].mm
                    md, ms1, ms2
madd.[w].mm
                    md, ms1, ms2
msadd.[w].mm
                    md, ms1, ms2
```

```
msmul.[w].mm md, ms1, ms2
msmulu.[w].mm md, ms1, ms2
msmulsu.[w].mm md, ms1, ms2

# Type-convert instructions.
mcvt.x.xu.m md, ms1
mcvt.w.uw.m md, ms1
mcvt.xu.x.m md, ms1
mcvt.xu.x.m md, ms1
mcvt.uw.w.m md, ms1
```

6.5. Zmi64: Matrix 64-bit Integer Extension

The Zmi64 extension allows to use 64-bit integer as the data type of input matrix elements.

The Zmi64 extension adds a bit mtype[7] in mtype register.

Table 10. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mint64 field, write 1 to enable 64-bit integer. 0 will be returned and mtype.mill will be set if 64-bit integer is not supported.

The mint64 field can be set with other fields by msettype[i] or set independently by msetint or munsetint.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetint rd, int64  # rd = new mtype, set mint64 = 1 to enable INT64 type.
munsetint rd, int64  # rd = new mtype, set mint64 = 0 to disable INT64 type.
```

The e64 load/store and data move instructions are used for int64 data.

The element-wise and type-convert instructions with .dw suffix are added for int64 format.

Four no-widen instructions are added to support int64 matrix multiplication. So the output type is always 64-bit integer.

```
# Matrix multiplication instructions.
mmau.[dw].mm
                   md, ms1, ms2
msmau.[dw].mm
                   md, ms1, ms2
mma.[dw].mm
                   md, ms1, ms2
msma.[dw].mm
                   md, ms1, ms2
# Element-wise instructions.
maddu.[dw].mm
                   md, ms1, ms2
msaddu.[dw].mm
                   md, ms1, ms2
madd.[dw].mm
                   md, ms1, ms2
                   md, ms1, ms2
msadd.[dw].mm
msmul.[dw].mm
                   md, ms1, ms2
msmulu.[dw].mm
                   md, ms1, ms2
                   md, ms1, ms2
msmulsu.[dw].mm
# Type-convert instructions.
mcvt.x.xu.m
                   md, ms1
mcvt.dw.udw.m
                   md, ms1
                   md, ms1
mcvt.xu.x.m
mcvt.udw.dw.m
                   md, ms1
```

If Zmi32 is also supported, the 32-bit widening arithmetic instructions and type convert between int32 and int64 are also provided.

```
# Matrix multiplication instructions.
```

```
mwmau.[w].mm
                   md, ms1, ms2
mwma.[w].mm
                   md, ms1, ms2
# Element-wise instructions.
maddu.[w].mm
                   md, ms1, ms2
msaddu.[w].mm
                   md, ms1, ms2
mwaddu.[w].mm
                   md, ms1, ms2
madd.[w].mm
                    md, ms1, ms2
msadd.[w].mm
                    md, ms1, ms2
mwadd.[w].mm
                    md, ms1, ms2
mwmul.[w].mm
                   md, ms1, ms2
mwmulu.[w].mm
                   md, ms1, ms2
                   md, ms1, ms2
mwmulsu.[w].mm
# Type-convert instructions.
mwcvtu.xw.x.m
                    md, ms1
mwcvtu.dw.w.m
                    md, ms1
                   md, ms1
mwcvt.xw.x.m
mwcvt.dw.w.m
                   md, ms1
                   md, ms1
mncvtu.x.xw.m
mncvtu.w.dw.m
                   md, ms1
mncvt.x.xw.m
                   md, ms1
mncvt.w.dw.m
                    md, ms1
```

6.6. Zmf8e4m3: Matrix 8-bit E4M3 Float Point Extension

The Zmf8e4m3 extension allows to use 8-bit float point format with 4-bit exponent and 3-bit mantissa as the data type of input matrix elements.

The Zmf8e4m3 extension uses a 2-bit mfp8 field, mtype[9:8], in mtype register.

Bits Name **Description** XLEN-1 mill Illegal value if set. XLEN-2:17 0 Reserved if non-zero. Matrix element mask agnostic. 16 mma 15 Matrix out of bound agnostic. mba 14 mfp64 64-bit float point enabling.

Table 11. mtype register layout

Bits	Name	Description
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp8 field, write 01 to enable 8-bit E4M3 float point. 0 will be returned and mtype.mill will be set if E4M3 is not supported.

The mfp8 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp8  # rd = new mtype, set mfp8 = 01 to enable E4M3 type.
msetfp rd, e4m3  # rd = new mtype, set mfp8 = 01 to enable E4M3 type.
munsetfp rd, fp8  # rd = new mtype, set mfp8 = 00 to disable FP8 type.
```

The e8 load/store and data move instructions are used for E4M3 data.

The element-wise and type-convert instructions with .cf suffix are added for E4M3 format.

A double-widen instruction and a quadruple-widen instruction are added to support E4M3 matrix multiplication. So the output type is 16-bit or 32-bit float point. As a result, fp16/fp32 element-wise instructions and type-convert instructions between E4M3 and fp16/fp32 must be supported for accumulation registers.

```
mfsub.[cf|hf|f].mm md, ms1, ms2
mfwsub.[cf|hf].mm md, ms1, ms2
...

mfsqrt.[cf|hf|f].mm md, ms1

# Type-convert instructions.
mfwcvt.fw.f.m md, ms1
mfwcvt.hf.cf.m md, ms1
mfwcvt.f.hf.m md, ms1
mfmcvt.f.hf.m md, ms1
mfncvt.cf.hf.m md, ms1
mfncvt.cf.hf.m md, ms1
mfncvt.cf.hf.m md, ms1
mfncvt.hf.f.m md, ms1
```

6.7. Zmf8e5m2: Matrix 8-bit E5M2 Float Point Extension

The Zmf8e5m2 extension allows to use 8-bit float point format with 5-bit exponent and 2-bit mantissa as the data type of input matrix elements.

The Zmf8e5m2 extension uses a 2-bit mfp8 field, mtype[9:8], in mtype register.

Table 12. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.

Bits	Name	Description
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp8 field, write 10 to enable 8-bit E5M2 float point. 0 will be returned and mtype.mill will be set if E5M2 is not supported.

The mfp8 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, e5m2  # rd = new mtype, set mfp8 = 10 to enable E5M2 type.
munsetfp rd, fp8  # rd = new mtype, set mfp8 = 00 to disable FP8 type.
```

The e8 load/store and data move instructions are used for E5M2 data.

The element-wise and type-convert instructions with .cf suffix are added for E5M2 format.

A double-widen instruction and a quadruple-widen instruction are added to support E5M2 matrix multiplication. So the output type is 16-bit or 32-bit float point. As a result, fp16/fp32 element-wise instructions and type-convert instructions between E5M2 and fp16/fp32 must be supported for accumulation registers.

```
# Matrix multiplication instructions.
                   md, ms1, ms2
mfwma.[cf].mm
mfqma.[cf].mm
              md, ms1, ms2
# Element-wise instructions.
mfadd.[cf|hf|f].mm md, ms1, ms2
mfwadd.[cf|hf].mm md, ms1, ms2
mfsub.[cf|hf|f].mm md, ms1, ms2
mfwsub.[cf|hf].mm
                   md, ms1, ms2
. . .
mfsqrt.[cf|hf|f].mm md, ms1
# Type-convert instructions.
mfwcvt.fw.f.m
                   md, ms1
mfwcvt.hf.cf.m
                   md, ms1
                   md, ms1
```

```
mfncvt.f.fw.m md, ms1
mfncvt.cf.hf.m md, ms1
mfncvt.hf.f.m md, ms1
```

6.8. Zmf8e3m4: Matrix 8-bit E3M4 Float Point Extension

The Zmf8e3m4 extension allows to use 8-bit float point format with 3-bit exponent and 4-bit mantissa as the data type of input matrix elements.

The Zmf8e3m4 extension uses a 2-bit mfp8 field, mtype[9:8], in mtype register.

Bits Name **Description** XLEN-1 Illegal value if set. mill 0 Reserved if non-zero. XLEN-2:17 Matrix element mask agnostic. 16 mma 15 Matrix out of bound agnostic. mba 14 mfp64 64-bit float point enabling. 13:12 mfp32[1:0] 32-bit float point enabling. 11:10 16-bit float point enabling. mfp16[1:0] 9:8 mfp8[1:0] 8-bit float point enabling. 7 mint64 64-bit integer enabling. mint32 32-bit integer enabling. 6 5 mint16 16-bit integer enabling. 4 mint8 8-bit integer enabling. 3 mint4 4-bit integer enabling. 2:0 msew[2:0] Selected element width (SEW) setting.

Table 13. mtype register layout

For mfp8 field, write 11 to enable 8-bit E3M4 float point. 0 will be returned and mtype.mill will be set if E3M4 is not supported.

The mfp8 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.
```

```
msetfp rd, e3m4 # rd = new mtype, set mfp8 = 11 to enable E3M4 type.
munsetfp rd, fp8 # rd = new mtype, set mfp8 = 00 to disable FP8 type.
```

The e8 load/store and data move instructions are used for E3M4 data.

The element-wise and type-convert instructions with .cf suffix are added for E3M4 format.

A double-widen instruction and a quadruple-widen instruction are added to support E3M4 matrix multiplication. So the output type is 16-bit or 32-bit float point. As a result, fp16/fp32 element-wise instructions and type-convert instructions between E3M4 and fp16/fp32 must be supported for accumulation registers.

```
# Matrix multiplication instructions.
mfwma.[cf].mm
                  md, ms1, ms2
mfqma.[cf].mm
                  md, ms1, ms2
# Element-wise instructions.
mfadd.[cf|hf|f].mm md, ms1, ms2
mfwadd.[cf|hf].mm md, ms1, ms2
mfsub.[cf|hf|f].mm md, ms1, ms2
mfwsub.[cf|hf].mm md, ms1, ms2
mfsqrt.[cf|hf|f].mm md, ms1
# Type-convert instructions.
mfwcvt.fw.f.m md, ms1
                 md, ms1
mfwcvt.hf.cf.m
mfwcvt.f.hf.m
                  md, ms1
mfncvt.f.fw.m
                  md, ms1
mfncvt.cf.hf.m
                  md, ms1
mfncvt.hf.f.m
                  md, ms1
```

6.9. Zmf16e5m10: Matrix 16-bit Half-precision Float-point (FP16) Extension

The Zmf16e5m10 extension allows to use FP16 format with 5-bit exponent and 10-bit mantissa as the data type of input matrix elements.

The Zmf16e5m10 extension uses a 2-bit mfp16 field, mtype[11:10], in mtype register.

Table 14. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp16 field, write 01 to enable 16-bit E5M10 float point (FP16). 0 will be returned and mtype.mill will be set if FP16 is not supported.

The mfp16 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp16  # rd = new mtype, set mfp16 = 01 to enable FP16 type.
munsetfp rd, fp16  # rd = new mtype, set mfp16 = 00 to disable FP16 type.
```

The e16 load/store and data move instructions are used for FP16 data.

The element-wise and type-convert instructions with .hf suffix are added for FP16 format.

A no-widen instruction and a double-widen instruction are added to support FP16 matrix multiplication. So the output type is 16-bit or 32-bit float point. As a result, fp32 element-wise instructions and type-convert instructions between fp16 and fp32 must be supported for accumulation registers. If integer types are enabled, type-convert instructions between fp16 and integer should also be supported.

```
# Matrix multiplication instructions.
mfma.[hf].mm
                    md, ms1, ms2
mfwma.[hf].mm
                    md, ms1, ms2
# Element-wise instructions.
mfadd.[hf|f].mm
                    md, ms1, ms2
mfwadd.[hf].mm
                    md, ms1, ms2
mfsub.[hf|f].mm
                    md, ms1, ms2
mfwsub.[hf].mm
                    md, ms1, ms2
mfsqrt.[hf|f].mm
                    md, ms1
# Type-convert instructions.
mfwcvt.fw.f.m
                    md, ms1
mfwcvt.f.hf.m
                    md, ms1
mfncvt.f.fw.m
                    md, ms1
mfncvt.hf.f.m
                    md, ms1
```

If Zmi* is also supported, the type-convert instructions between integer and fp16/fp32 are also provided.

6.10. Zmf16e8m7: Matrix 16-bit BFloat (BF16) Extension

The Zmf16e8m7 extension allows to use BF16 format with 8-bit exponent and 7-bit mantissa as the data type of input matrix elements.

The Zmf16e8m7 extension uses a 2-bit mfp16 field, mtype[11:10], in mtype register.

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.

Table 15. mtype register layout

Bits	Name	Description
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp16 field, write 10 to enable 16-bit E8M7 float point (BF16). 0 will be returned and mtype.mill will be set if BF16 is not supported.

The mfp16 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, bf16  # rd = new mtype, set mfp16 = 10 to enable BF16 type.
munsetfp rd, fp16  # rd = new mtype, set mfp16 = 00 to disable BF16 type.
```

The e16 load/store and data move instructions are used for BF16 data.

The element-wise and type-convert instructions with .hf suffix are reused for BF16 format.

A no-widen instruction and a double-widen instruction are added to support BF16 matrix multiplication. So the output type is 16-bit or 32-bit float point. As a result, fp32 element-wise instructions and type-convert instructions between bf16 and fp32 must be supported for accumulation registers. If integer types are enabled, type-convert instructions between bf16 and integer should also be supported.

```
mfsqrt.[hf|f].mm md, ms1

# Type-convert instructions.
mfwcvt.fw.f.m md, ms1
mfwcvt.f.hf.m md, ms1

mfncvt.f.fw.m md, ms1
mfncvt.hf.f.m md, ms1
```

If Zmi* is also supported, the type-convert instructions between integer and fp16/fp32 are also provided.

If Zmf16e5m10 is also supported, the type-convert instructions between fp16 and bf16 are also provided.

6.11. Zmf32e8m23: Matrix 32-bit Float-point Extension

The Zmf32e8m23 extension allows to use standard FP32 format with 8-bit exponent and 23-bit mantissa as the data type of input matrix elements.

The Zmf32e8m23 extension uses a 2-bit mfp32 field, mtype[13:12], in mtype register.

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.

Table 16. mtype register layout

Bits	Name	Description
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp32 field, write 01 to enable 32-bit E8M23 float point (FP32). 0 will be returned and mtype.mill will be set if FP32 is not supported.

The mfp32 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp32  # rd = new mtype, set mfp32 = 01 to enable FP32 type.
munsetfp rd, fp32  # rd = new mtype, set mfp32 = 00 to disable FP32 type.
```

The e32 load/store and data move instructions are used for FP32 data.

The element-wise and type-convert instructions with .f suffix are added for FP32 format.

A no-widen instruction added to support FP32 matrix multiplication. So the output type is 32-bit float point. If integer types are enabled, type-convert instructions between fp32 and integer should also be supported.

If Zmi* is also supported, the type-convert instructions between integer and fp32 are also provided.

6.12. Zmf19e8m10: Matrix 19-bit TensorFloat32 (TF32) Extension

The Zmf19e8m10 extension allows to use TF32 format with 8-bit exponent and 10-bit mantissa as the data type of input matrix elements.

The Zmf19e8m10 extension uses a 2-bit mfp32 field, mtype[13:12], in mtype register.

Table 17. mtype register layout

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp32 field, write 10 to enable 19-bit E8M10 float point (TF32). 0 will be returned and mtype.mill will be set if TF32 is not supported.

The mfp32 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, tf32  # rd = new mtype, set mfp32 = 10 to enable TF32 type.
munsetfp rd, fp32  # rd = new mtype, set mfp32 = 00 to disable FP32 type.
```

TF32 implementions are designed to achieve better performance on matrix multiplications and convolutions by rounding input Float32 data to have 10 bits of mantissa, and accumulating results with FP32 precision, maintaining FP32 dynamic range.

So when Zmtf32 is used, Float32 is still used as the input and output data type for matrix multiplication.

The e32 load/store and data move instructions are used for TF32 data.

The element-wise and type-convert instructions are not supported for TF32 format.

A no-widen instruction is added to support TF32 matrix multiplication. So the output type is always 32-bit float point (FP32). As a result, fp32 element-wise instructions must be supported for accumulation registers. If integer types are enabled, type-convert instructions between fp32 and integer should also be supported.



There is no double-widen version for TF32 matrix multiplication (a double-widen version for standard FP32 is supported by Zmf64e11m52 extension).

6.13. Zmf64e11m52: Matrix 64-bit Float-point Extension

The Zmf64e11m52 extension allows to use standard FP64 format with 11-bit exponent and 52-bit mantissa as the data type of input matrix elements.

The Zmf64e11m52 extension uses a 1-bit mfp64 field, mtype[14], in mtype register.

Bits	Name	Description
XLEN-1	mill	Illegal value if set.
XLEN-2:17	0	Reserved if non-zero.
16	mma	Matrix element mask agnostic.
15	mba	Matrix out of bound agnostic.
14	mfp64	64-bit float point enabling.
13:12	mfp32[1:0]	32-bit float point enabling.
11:10	mfp16[1:0]	16-bit float point enabling.
9:8	mfp8[1:0]	8-bit float point enabling.
7	mint64	64-bit integer enabling.

Table 18. mtype register layout

Bits	Name	Description
6	mint32	32-bit integer enabling.
5	mint16	16-bit integer enabling.
4	mint8	8-bit integer enabling.
3	mint4	4-bit integer enabling.
2:0	msew[2:0]	Selected element width (SEW) setting.

For mfp64 field, write 1 to enable 64-bit E11M52 float point (FP64). 0 will be returned and mtype.mill will be set if FP64 is not supported.

The mfp64 field can be set with other fields by msettype[i] or set independently by msetfp or munsetfp.

```
msettypei rd, imm  # rd = new mtype, imm = new mtype setting.
msettype rd, rs1  # rd = new mtype, rs1 = new mtype value.

msetfp rd, fp64  # rd = new mtype, set mfp64 = 1 to enable FP64 type.
munsetfp rd, fp64  # rd = new mtype, set mfp64 = 0 to disable FP64 type.
```

The e64 load/store and data move instructions are used for FP64 data.

The element-wise and type-convert instructions with .d suffix are added for FP64 format.

A no-widen instruction is added to support FP64 matrix multiplication. The output type is always 64-bit float point (FP64). If integer types are enabled, type-convert instructions between fp64 and integer should also be supported.

```
mfma.[d].mm md, ms1, ms2
```

If Zmi* is also supported, the type-convert instructions between integer and fp64 are also provided.

If Zmf32e8m23 is also supported, the 32-bit widening arithmetic instructions and type convert between fp32 and fp64 are also provided.

```
# Type-convert instructions.

mfwcvt.fw.f.m md, ms1

mfwcvt.d.f.m md, ms1

mfncvt.f.fw.m md, ms1


mfncvt.f.d.m md, ms1
```

6.14. Zmv: Matrix for Vector operations

The Zmv extension is defined to provide matrix support with the RISC-V Vector "V" extension.

The Zmv extension allows to load matrix tile slices into vector registers, and move data between slices of a matrix register and vector registers.

The data layout examples of registers and memory in Zmv are shown below.



6.14.1. Load Instructions

```
# vd destination, rs1 base address, rs2 row byte stride
# lmul / (eew/sew) rows or columns

# for left matrix, a
mlae8.v vd, (rs1), rs2 # 8-bit tile slices load to vregs
mlae16.v vd, (rs1), rs2 # 16-bit tile slices load to vregs
mlae32.v vd, (rs1), rs2 # 32-bit tile slices load to vregs
mlae64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs
```

```
# for right matrix, b
mlbe8.v vd, (rs1), rs2 # 8-bit tile slices load to vregs
mlbe16.v vd, (rs1), rs2 # 16-bit tile slices load to vregs
mlbe32.v vd, (rs1), rs2 # 32-bit tile slices load to vregs
mlbe64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs

# for output matrix, c
mlce8.v vd, (rs1), rs2 # 8-bit tile slices load to vregs
mlce16.v vd, (rs1), rs2 # 16-bit tile slices load to vregs
mlce32.v vd, (rs1), rs2 # 32-bit tile slices load to vregs
mlce64.v vd, (rs1), rs2 # 64-bit tile slices load to vregs
```

6.14.2. Store Instructions

```
# vs3 store data, rs1 base address, rs2 row byte stride
# lmul / (eew/sew) rows or columns
# for left matrix, a
msae8.v vs3, (rs1), rs2 # 8-bit tile slices store from vregs
msae16.v vs3, (rs1), rs2 # 16-bit tile slices store from vregs
msae32.v vs3, (rs1), rs2 # 32-bit tile slices store from vregs
msae64.v vs3, (rs1), rs2 # 64-bit tile slices store from vregs
# for right matrix, b
msbe8.v vs3, (rs1), rs2 # 8-bit tile slices store from vregs
msbe16.v vs3, (rs1), rs2 # 16-bit tile slices store from vregs
msbe32.v vs3, (rs1), rs2 # 32-bit tile slices store from vregs
msbe64.v vs3, (rs1), rs2 # 64-bit tile slices store from vregs
# for output matrix, c
msce8.v
        vs3, (rs1), rs2 # 8-bit tile slices store from vregs
msce16.v vs3, (rs1), rs2 # 16-bit tile slices store from vregs
msce32.v vs3, (rs1), rs2 # 32-bit tile slices store from vregs
msce64.v vs3, (rs1), rs2 # 64-bit tile slices store from vregs
```

6.14.3. Data Move Instructions

For data moving between vector and matrix, the vsew of vector must equal to msew of matrix.

The number of elements moved is min(VLEN/SEW * VLMUL, matrix_size).

- For matrix A, matrix size = mtilem * mtilek.
- For matrix B, matrix_size = mtilek * mtilen.
- For matrix C, matrix_size = mtilem * mtilen.

```
# Data move between matrix register rows and vector registers.
\# vd[(i - rs2) * mtilek + j] = md[i, j], i = rs2 .. rs2 + mtilem - 1
mmvare8.v.m
            vd, ms1, rs2
mmvare16.v.m vd, ms1, rs2
mmvare32.v.m vd, ms1, rs2
mmvare64.v.m vd, ms1, rs2
# vd[(i - rs2) * mtilen + j] = md[i, j], i = rs2 .. rs2 + mtilek - 1
mmvbre8.v.m
            vd, ms1, rs2
mmvbre16.v.m vd, ms1, rs2
mmvbre32.v.m vd, ms1, rs2
mmvbre64.v.m vd, ms1, rs2
\# vd[(i - rs2) * mtilen + j] = md[i, j], i = rs2 .. rs2 + mtilem - 1
mmvcre8.v.m
            vd, ms1, rs2
mmvcre16.v.m vd, ms1, rs2
mmvcre32.v.m vd, ms1, rs2
mmvcre64.v.m vd, ms1, rs2
# md[i, j] = vd[(i - rs2) * mtilek + j], i = rs2 .. rs2 + mtilem - 1
mmvare8.m.v md, vs1, rs2
mmvare16.m.v md, vs1, rs2
mmvare32.m.v md, vs1, rs2
mmvare64.m.v md, vs1, rs2
\# md[i, j] = vd[(i - rs2) * mtilen + j], i = rs2 .. rs2 + mtilek - 1
mmvbre8.m.v md, vs1, rs2
mmvbre16.m.v md, vs1, rs2
mmvbre32.m.v md, vs1, rs2
mmvbre64.m.v md, vs1, rs2
\# md[i, j] = vd[(i - rs2) * mtilen + j], i = rs2 .. rs2 + mtilem - 1
mmvcre8.m.v md, vs1, rs2
mmvcre16.m.v md, vs1, rs2
mmvcre32.m.v md, vs1, rs2
mmvcre64.m.v md, vs1, rs2
# Data move between matrix register columns and vector registers.
\# vd[(j - rs2) * mtilem + i] = md[i, j], j = rs2 .. rs2 + mtilek - 1
mmvace8.v.m
            vd, ms1, rs2
mmvace16.v.m vd, ms1, rs2
mmvace32.v.m vd, ms1, rs2
mmvace64.v.m vd, ms1, rs2
# vd[(j - rs2) * mtilek + i] = md[i, j], j = rs2 .. rs2 + mtilen - 1
mmvbce8.v.m
            vd, ms1, rs2
```

```
mmvbce16.v.m vd, ms1, rs2
mmvbce32.v.m vd, ms1, rs2
mmvbce64.v.m vd, ms1, rs2
\# vd[(j - rs2) * mtilem + i] = md[i, j], j = rs2 .. rs2 + mtilen - 1
mmvcce8.v.m vd, ms1, rs2
mmvcce16.v.m vd, ms1, rs2
mmvcce32.v.m vd, ms1, rs2
mmvcce64.v.m vd, ms1, rs2
\# md[i, j] = vd[(j - rs2) * mtilem + i], j = rs2 .. rs2 + mtilek - 1
mmvace8.m.v md, vs1, rs2
mmvace16.m.v md, vs1, rs2
mmvace32.m.v md, vs1, rs2
mmvace64.m.v md, vs1, rs2
\# md[i, j] = vd[(j - rs2) * mtilek + i], j = rs2 .. rs2 + mtilen - 1
mmvbce8.m.v md, vs1, rs2
mmvbce16.m.v md, vs1, rs2
mmvbce32.m.v md, vs1, rs2
mmvbce64.m.v md, vs1, rs2
\# md[i, j] = vd[(j - rs2) * mtilem + i], j = rs2 .. rs2 + mtilen - 1
mmvcce8.m.v md, vs1, rs2
mmvcce16.m.v md, vs1, rs2
mmvcce32.m.v md, vs1, rs2
mmvcce64.m.v md, vs1, rs2
```

6.14.4. Intrinsic Example: Matrix multiplication fused with element-wise vector operation

```
void fused_matmul_relu_float16(c, a, b, m, k, n) {
   msettype(e16);
                                             // use 16bit input matrix element
   for (i = 0; i < m; i += tile m) {
                                             // loop at dim m with tiling
       tile m = msettilem(m-i);
       for (j = 0; j < n; j += tile_n) { // loop at dim n with tiling
           tile_n = msettilen(n-j);
                                    // clear acc reg
           out = mwsub_mm(out, out)
           for (s = 0; s < k; s += tile_k) { // loop at dim k with tiling
               tile k = msettilek(k-s);
               tr1 = mlae16_m(&a[i][s]);
                                             // load left matrix a
               tr2 = mlbe16_m(&b[s][j]);
                                             // load right matrix b
                                        // tiled matrix multiply,
               out = mfwma mm(tr1, tr2);
                                              // double widen output
```

6.15. Zmi2c: Im2col Extension

Im2col stands for Image to Column, and is an implementation technique of computing Convolution operation (in Machine Learning) using GEMM operations.

The Zmi2c extension allows to perform im2col operation on-the-fly, by a set of new load instructions.

The **Load Unfold** instructions allows to load and extract sliding local blocks from memory into the matrix tile registers.

6.15.1. CSRs

The matrix extension adds 7 unprivileged CSRs (moutsh, minsh, mpad, mstdi, minsk, moutsk, mpadval) to the base scalar RISC-V ISA.

= state = stat				
Address	Privilege	Name	Description	
0xC47	URO	moutsh	Fold/unfold output shape.	
0xC48	URO	minsh	Fold/unfold input shape.	
0xC49	URO	mpad	Fold/unfold padding parameters.	
0xC4A	URO	mstdi	Fold/unfold sliding strides and dilations.	
0xC4B	URO	minsk	Fold/unfold sliding kernel position of input.	
0xC4C	URO	moutsk	Fold/unfold sliding kernel position of output.	
0xC4D	URO	mpadval	Fold/unfold padding value, default to zero.	

Table 19. New matrix CSRs

Table 20. minsh moutsh register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:16	shape[1]	shape of dim 1, height
15:0	shape[0]	shape of dim 0, width

Table 21. mpad register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:24	mpad_top	Padding added to up side of input
23:16	mpad_bottom	Padding added to bottom side of input
15:8	mpad_left	Padding added to left side of input
7:0	mpad_right	Padding added to left side of input

Table 22. mstdi register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:24	mdil_h	Height spacing of the kernel elements
23:16	mdil_w	Weight spacing of the kernel elements
15:8	mstr_h	Height stride of the convolution
7:0	mstr_w	Weight stride of the convolution

Table 23. minsk moutsk register layout

Bits	Name	Description
XLEN:32	0	Reserved
31:16	msk[1]	Sliding kernel position of dim 1, height
15:0	msk[0]	Sliding kernel position of dim 0, width

6.15.2. Configuration Instructions

```
msetoutsh rd, rs1, rs2 # set output shape(rs1), strides and dilations(rs2)
msetinsh rd, rs1, rs2 # set input shape(rs1) and padding(rs2)
msetsk rd, rs1, rs2 # set fold/unfold sliding positions, insk(rs1), outsk(rs2)
```

```
msetpadval rd, rs1  # set fold/unfold padding value
```

6.15.3. Load Unfold Instructions

The **Load Unfold** instructions allows to load and extract sliding local blocks from memory into the matrix tile registers. Similar to PyTorch, for the case of two input spatial dimensions this operation is sometimes called im2col.

```
# md destination, rs1 base address, rs2 row byte stride
# for left matrix, a
            md, (rs1), rs2
mlufae8.m
mlufae16.m md, (rs1), rs2
mlufae32.m md, (rs1), rs2
mlufae64.m md, (rs1), rs2
# for left matrix, b
mlufbe8.m md, (rs1), rs2
mlufbe16.m md, (rs1), rs2
mlufbe32.m md, (rs1), rs2
mlufbe64.m
           md, (rs1), rs2
# for left matrix, c
mlufce8.m md, (rs1), rs2
mlufce16.m md, (rs1), rs2
mlufce32.m md, (rs1), rs2
mlufce64.m md, (rs1), rs2
```

6.15.4. Intrinsic Example: Conv2D

```
outh pos = i / outw;
       outw_pos = i - outh_pos * outw;
        for (j = 0; j < n; j += tile_n) {
                                                  // loop at dim n with tiling
           tile_n = msettilen(n-j);
           out = mwsub mm(out, out)
                                                  // clear output req
           for (skh = 0; skh < kh; skh++) { // loop for kernel height
               inh_pos = outh_pos * sh - pt + skh * dh;
               for (skw = 0; skw < kw; skw++) { // loop for kernel width</pre>
                    inw_pos = outw_pos * sw - pl + skw * dw;
                   // set sliding position
                   msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                   // loop for kernel channels
                   for (skc = 0; skc < inc; skc += tile_k) {</pre>
                       tile k = msettilek(inc-skc);
                       tr1 = mlufae16 m(&a[inh pos][inw pos][skc]);
                                                   // load and unfold input blocks
                       tr2 = mlbe16_m(&b[s][j]); // load right matrix b
                       out = mfwma_mm(tr1, tr2); // tiled matrix multiply,
                                                   // double widen output
                   }
               }
           }
           out = mfncvt f fw m(out, m2);  // convert widen result
           msce16_m(out, &c[i][j], n*2);
                                                  // store to matrix c
   }
}
```

6.15.5. Intrinsic Example: Conv3D

```
for (i = 0; i < m; i += tile_m) {
                                                     // loop at dim m with tiling
        tile m = msettilem(m-i);
        outh_pos = i / outw;
        outw_pos = i - outh_pos * outw;
        for (j = 0; j < n; j += tile_n) {
                                                    // loop at dim n with tiling
            tile_n = msettilen(n-j);
                                                      // clear output reg
            out = mwsub_mm(out, out)
            for (skd = 0; skd < kd; skd++) { // loop for kernel *depth* for (skh = 0; skh < kh; skh++) { // loop for kernel height
                     inh_pos = outh_pos * sh - pt + skh * dh;
                     for (skw = 0; skw < kw; skw++) { // loop for kernel width</pre>
                         inw pos = outw pos * sw - pl + skw * dw;
                         msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                                                           // set sliding position
                         for (skc = 0; skc < inc; skc += tile_k) {
                             tile_k = msettilek(inc-skc);
                             tr1 = mlufae16_m(&a[skd][inh_pos][inw_pos][skc]);
                                                          // load and unfold blocks
                             tr2 = mlbe16_m(&b[s][j]); // load right matrix b
                             out = mfwma_mm(tr1, tr2); // tiled matrix multiply,
                                                          // double widen output
                         }
                    }
            }
            out = mfncvt_f_fw_m(out, m2); // convert widen result
            msce16_m(out, &c[i][j], n*2); // store to matrix c
        }
    }
}
```

6.15.6. Intrinsic Example: MaxPool2D

```
// set in/out shape, sliding strides and dilations, and padding
   msetoutsh(outh << 16 | outw, dh << 24 | dw << 16 | sh << 8 | sw);
   msetinsh(inh << 16 | inw, pt << 24 | pb << 16 | pl << 8 | pr);
   for (i = 0; i < m; i += tile_m) { // loop at dim m with tiling
       tile_m = msettilem(m-i);
       outh_pos = i / outw;
       outw_pos = i - outh_pos * outw;
       for (j = 0; j < n; j += tile_n) { // loop at dim n with tiling
           tile_n = msettilen(n-j);
          for (skh = 0; skh < kh; skh++) { // loop for kernel height</pre>
              inh_pos = outh_pos * sh - pt + skh * dh;
              for (skw = 0; skw < kw; skw++) {
                                               // loop for kernel width
                  inw_pos = outw_pos * sw - pl + skw * dw;
                  msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                                                   // set sliding position
                  // load and unfold matrix blocks
                  m_in = mlufce16_m(&in[inh_pos][inw_pos][j]);
                  m out = mfmax mm(m out, m in);
           }
           msce16_m(tr_out, &out[i][j], n*2); // store to matrix c
       }
   }
}
```

6.15.7. Intrinsic Example: AvgPool2D

```
// set divider
    m_div = mfmv_s_f(m_div, kh*kw)
    m_div = mbcce_m (m_div)
    for (i = 0; i < m; i += tile_m) { // loop at dim m with tiling
        tile_m = msettilem(m-i);
        outh_pos = i / outw;
        outw_pos = i - outh_pos * outw;
        for (j = 0; j < n; j += tile_n) { // loop at dim n with tiling
            tile_n = msettilen(n-j);
            for (skh = 0; skh < kh; skh++) { // clear output reg // loon for kasaal ' inh nos - outh a
                                                     // loop for kernel height
                inh_pos = outh_pos * sh - pt + skh * dh;
                for (skw = 0; skw < kw; skw++) { // loop for kernel width</pre>
                     inw_pos = outw_pos * sw - pl + skw * dw;
                    msetsk(inh_pos << 16 | inw_pos, skw * dw << 16 | outw_pos)</pre>
                                                      // set sliding position
                     // load and unfold matrix blocks
                    m_in = mlufce16_m(&in[inh_pos][inw_pos][j]);
                    m_out = mfadd_mm(m_out, m_in);
                }
            }
            m_out = mfdiv_mm(m_out, m_div);
            msce16_m(m_out, &out[i][j], n*2); // store to matrix c
        }
    }
}
```

6.16. Zmc2i: Col2im Extension

The Zmc2i extension allows to perform Column to Image operation on-the-fly, by a set of new store instructions.

6.16.1. CSRs

The Zmc2i extension reuses 7 unprivileged CSRs (moutsh, minsh, mpad, mstdi, minsk, moutsk, mpadval) of Zmi2c.

6.16.2. Configuration Instructions

The Zmc2i extension reuses all configuration instructions of Zmi2c.

6.16.3. Store Fold Instructions

The **Store Fold** instructions allows to store and combine an array of sliding local blocks from the matrix tile regstiers into memory. Similar to PyTorch, for the case of two output spatial dimensions this operation is sometimes called **col2im**.

```
# ms3 destination, rs1 base address, rs2 row byte stride
# for left matrix, a
msfdae8.m
            ms3, (rs1), rs2
msfdae16.m ms3, (rs1), rs2
msfdae32.m
           ms3, (rs1), rs2
msfdae64.m
            ms3, (rs1), rs2
# for left matrix, b
msfdbe8.m
           ms3, (rs1), rs2
msfdbe16.m ms3, (rs1), rs2
msfdbe32.m
           ms3, (rs1), rs2
msfdbe64.m
           ms3, (rs1), rs2
# for left matrix, c
msfdce8.m ms3, (rs1), rs2
msfdce16.m ms3, (rs1), rs2
msfdce32.m
           ms3, (rs1), rs2
msfdce64.m
            ms3, (rs1), rs2
```

6.17. Zmsp*: Matrix Sparsity Extension

The Zmspa extension allows to perform 2:4 sparsing for left matrix.

The Zmspb extension allows to perform 2:4 sparsing for right matrix.

The Zmsp* extension adds an unprivileged CSR, two configuration instructions, and two groups of matrix multiplication instructions, both for left matrix and right matrix.

 Address
 Privilege
 Name
 Description

 0xC4F
 URO
 mdsp
 The direction of sparsity (0 for row and 1 for column).

Table 24. Sparsity CSRs

6.17.1. Configuration Instructions

The Zmsp* extension adds two configuration instruction to configure the source index register and sparsity direction.

```
# Set sparsity direction.
msetdspi rd, imm # rd = new mdsp, imm = direction
msetdsp rd, rs1 # rd = new mdsp, rs1 = direction
```

An implementation may support one of sparsity directions or both two directions. The msetdsp[i] always returns the supported direction.

6.17.2. Matrix Multiplication Instructions

The Zmspa extension adds a group of matrix multiplication instructions for left matrix sparsity.

```
# Unigned integer sparsing matrix multiplication and add, md = md + ms1 * ms2.
mmau.spa.[dw].mm
                   md, ms1, ms2, sps
mmau.spa.[w].mm
                   md, ms1, ms2, sps
mmau.spa.[h].mm
                   md, ms1, ms2, sps
mqmau.spa.[b].mm
                   md, ms1, ms2, sps
momau.spa.[hb].mm
                  md, ms1, ms2, sps
msmau.spa.[dw].mm md, ms1, ms2, sps
msmau.spa.[w].mm
                   md, ms1, ms2, sps
msmau.spa.[h].mm
                   md, ms1, ms2, sps
msqmau.spa.[b].mm md, ms1, ms2, sps
msomau.spa.[hb].mm md, ms1, ms2, sps
# Signed integer sparsing matrix multiplication and add, md = md + ms1 * ms2.
mma.spa.[dw].mm
                   md, ms1, ms2, sps
mma.spa.[w].mm
                   md, ms1, ms2, sps
mma.spa.[h].mm
                   md, ms1, ms2, sps
mqma.spa.[b].mm
                   md, ms1, ms2, sps
moma.spa.[hb].mm
                   md, ms1, ms2, sps
msma.spa.[dw].mm
                   md, ms1, ms2, sps
msma.spa.[w].mm
                   md, ms1, ms2, sps
msma.spa.[h].mm
                   md, ms1, ms2, sps
msqma.spa.[b].mm
                   md, ms1, ms2, sps
msoma.spa.[hb].mm
                  md, ms1, ms2, sps
# Float point sparsing matrix multiplication and add, md = md + ms1 * ms2.
mfma.spa.[d].mm
                   md, ms1, ms2, sps
mfma.spa.[f].mm
                   md, ms1, ms2, sps
mfma.spa.[hf].mm
                   md, ms1, ms2, sps
```

```
mfwma.spa.[f].mm md, ms1, ms2, sps
mfwma.spa.[hf].mm md, ms1, ms2, sps
mfwma.spa.[cf].mm md, ms1, ms2, sps
mfqma.spa.[cf].mm md, ms1, ms2, sps
```

The Zmspb extension adds a group of matrix multiplication instructions for right matrix sparsity.

```
# Unigned integer sparsing matrix multiplication and add, md = md + ms1 * ms2.
mmau.spb.[dw].mm
                   md, ms1, ms2, sps
mmau.spb.[w].mm
                   md, ms1, ms2, sps
mmau.spb.[h].mm
                   md, ms1, ms2, sps
mqmau.spb.[b].mm
                   md, ms1, ms2, sps
momau.spb.[hb].mm
                   md, ms1, ms2, sps
msmau.spb.[dw].mm
                   md, ms1, ms2, sps
msmau.spb.[w].mm
                   md, ms1, ms2, sps
msmau.spb.[h].mm
                   md, ms1, ms2, sps
msqmau.spb.[b].mm md, ms1, ms2, sps
msomau.spb.[hb].mm md, ms1, ms2, sps
# Signed integer sparsing matrix multiplication and add, md = md + ms1 * ms2.
mma.spb.[dw].mm
                   md, ms1, ms2, sps
mma.spb.[w].mm
                   md, ms1, ms2, sps
mma.spb.[h].mm
                   md, ms1, ms2, sps
mgma.spb.[b].mm
                   md, ms1, ms2, sps
moma.spb.[hb].mm
                   md, ms1, ms2, sps
msma.spb.[dw].mm
                   md, ms1, ms2, sps
msma.spb.[w].mm
                   md, ms1, ms2, sps
msma.spb.[h].mm
                   md, ms1, ms2, sps
msqma.spb.[b].mm
                   md, ms1, ms2, sps
msoma.spb.[hb].mm
                   md, ms1, ms2, sps
# Float point sparsing matrix multiplication and add, md = md + ms1 * ms2.
mfma.spb.[d].mm
                   md, ms1, ms2, sps
mfma.spb.[f].mm
                   md, ms1, ms2, sps
mfma.spb.[hf].mm
                   md, ms1, ms2, sps
mfwma.spb.[f].mm
                   md, ms1, ms2, sps
mfwma.spb.[hf].mm
                   md, ms1, ms2, sps
mfwma.spb.[cf].mm
                   md, ms1, ms2, sps
mfqma.spb.[cf].mm
                   md, ms1, ms2, sps
```

mba and frm are used as optional suffixes after sps.

```
m*ma*.spa.*.m md, ms1, ms2, sps, [mba], [frm] m*ma*.spb.*.m md, ms1, ms2, sps, [mba], [frm]
```

Chapter 7. Matrix Instruction Listing

Table 25. Configuration Instructions

		63 43			42 39	38 32																			
		imm[31:11]		funct4	opcode																			
Format	31 26	25 20	19 15	14 12	11 7	60																			
	funct6	imm[10:5]	rs1	funct3	rd	suffix																			
		000			0000	xxyyy11																			
msettype	000000	000000	000	rd	0111111																				
		mtypei[31:1		0000	xxyyy11																				
msettypei	000001	mtypei[1	0:0]	000	rd	0111111																			
4		000			0000	xxyyy11																			
msetsew	000011	setval		000	rd	0111111																			
		000			mtf	xxyyy11																			
msetint	000011	000011 1 000				0111111																			
		000			mtf	xxyyy11																			
munsetint	000011	0		000	rd	0111111																			
		000			mtf	xxyyy11																			
msetfp	000011	setval		000	rd	0111111																			
		000			mtf	xxyyy11																			
munsetfp	000011	0		000	rd	0111111																			
41		000			1010	xxyyy11																			
msetba	000011	setval		000	rd	0111111																			
		000			0000	xxyyy11																			
msettilem	000100	000000	rs1	rd	0111111																				
		mtypei[31:1		0000	xxyyy11																				
msettilemi	000101	mtypei[10:0] 000			mtypei[10:0] 000		mtypei[10:0] 000		mtypei[10:0] 000		mtypei[10:0] 000		mtypei[10:0] 000		mtypei[10:0] 000		mtypei[10:0] 000		mtypei[10:0] 000		00101 mtypei[10:0] 000		000	rd	0111111
ma a 44:1		000			0000	xxyyy11																			
msettilen	001000	000000	000	rd	0111111																				

		mtypei[31:1	1]		0000	xxyyy11
msettileni	001001	mtypei[1	0:0]	000	rd	0111111
		000			0000	xxyyy11
msettilen	001100	000000	rs1	000	rd	0111111
maattilani		mtypei[31:1		0000	xxyyy11	
msettileni	001101	mtypei[1	0:0]	000	rd	0111111
mant out als		000			0000	xxyyy11
msetoutsh	010000	rs2	rs1	000	rd	0111111
		000			0000	xxyyy11
msetinsh	010100	rs2	rs1	000	rd	0111111
		000			0000	xxyyy11
msetsk	011000	rs2	000	rd	0111111	
mantan advis 1		000		0000	xxyyy11	
msetpadval	011100	000000	rs1	000	rd	0111111

Table 26. Load/Store Instructions

	63 5	1	50 49	48 47	46 44	43 39	38 32
F	resv	resv		bma	eew	funct5	opcode
Format	31 26 25		24 20	19 15	14 12	11 7	60
	funct6	ls	rs2	rs1	funct3	ms3/md	suffix
14	0.000		01	bma	eew	00000	xxyyy11
mlae*.m	00000 0		rs2	rs1	001	md	0111111
11\$	0.000		10	bma	eew	00000	ххууу11
mlbe*.m	00000	0	rs2	rs1	001	md	0111111
1 *	0.00	0	00	bma	eew	00000	xxyyy11
mlce*.m	00000	0	rs2	rs1	001	md	0111111
14 \$	0.00	0	11	bma	eew	00000	ххууу11
mltre*.m	00000	0	rs2	rs1	001	md	0111111
mlate*.m	0.000		01	bma	eew	00000	xxyyy11
	00001	0	rs2	rs1	001	md	0111111

	1				1		
mlbte*.m	0.00	0	10	bma	eew	00000	xxyyy11
illiote .ili	00001	0	rs2	rs1	001	md	0111111
1	0.00	0.000		bma	eew	00000	xxyyy11
mlcte*.m	00001	0	rs2	rs1	001	md	0111111
1	0.00	0	11	bma	eew	00000	xxyyy11
mlacce*.m	00001	0	rs2	rs1	001	md	0111111
al.	0.000		01	bma	eew	00000	xxyyy11
msae*.m	00000	1	rs2	rs1	001	ms3	0111111
	0.00	0	10	bma	eew	00000	xxyyy11
msbe*.m	00000	1	rs2	rs1	001	ms3	0111111
	0.00	0	00	bma	eew	00000	xxyyy11
msce*.m	00000	1	rs2	rs1	001	ms3	0111111
	0.000		11	bma	eew	00000	xxyyy11
mstre*.m	00000	1	rs2	rs1	001	ms3	0111111
	0.000		01	bma	eew	00000	xxyyy11
msate*.m	00001	1	rs2	rs1	001	ms3	0111111
	0.00	0	10	bma	eew	00000	xxyyy11
msbte*.m	00001	1	rs2	rs1	001	ms3	0111111
	0.00	0	00	bma	eew	00000	xxyyy11
mscte*.m	00001	1	rs2	rs1	001	ms3	0111111
	0.00	0	11	bma	eew	00000	xxyyy11
msacce*.m	00001	1	rs2	rs1	001	ms3	0111111
	0.00	0	01	bma	eew	00001	xxyyy11
mlae*.v	00000	0	rs2	rs1	001	vd	0111111
	0.00	0	10	bma	eew	00001	xxyyy11
mlbe*.v	00000	0	rs2	rs1	001	vd	0111111
	0.00	0	00	bma	eew	00001	xxyyy11
mlce*.v	00000	0	rs2	rs1	001	vd	0111111

ste	0.00	0	01	bma	eew	00001	xxyyy11
msae*.v	00000	1	rs2	rs1	001	vs3	0111111
1.4	0.00	0.000		bma	eew	00001	ххууу11
msbe*.v	00000	1	rs2	rs1	001	vs3	0111111
Ψ.	0.000		00	bma	eew	00001	ххууу11
msce*.v	00000	1	rs2	rs1	001	vs3	0111111
16 *	0.00	0	01	bma	eew	00010	xxyyy11
mlufae*.m	00000	0	rs2	rs1	001	md	0111111
161 *	0.000		10	bma	eew	00010	xxyyy11
mlufbe*.m	00000	0	rs2	rs1	001	md	0111111
mlufce*.m	0.00	0	00	bma	eew	00010	xxyyy11
miuice*.m	00000	0	rs2	rs1	001	md	0111111
C1*	0.00	0	01	bma	eew	00010	xxyyy11
msfdae*.m	00000	1	rs2	rs1	001	ms3	0111111
msfdbe*.m	0.00	0	10	bma	eew	00010	xxyyy11
insiabe*.m	00000	1	rs2	rs1	001	ms3	0111111
mafdaa* re	0.00	0.000		bma	eew	00010	xxyyy11
msfdce*.m	00000	1	rs2	rs1	001	ms3	0111111

Table 27. Data Move Instructions

	63 59	58	57 53	52 51	50 49	48 47	46 44	43 39	38 32
Format	mks	mk	resv	rc	mt	bma	eew	funct5	opcode
	31 26	25	24 20		19 1	5	14 12	11 7	60
	funct6	di	rs2	rs1/ms1			funct3	rd/md	suffix
* 4 4	mks	mk	00000	00	00	bma	eew	00000	xxyyy11
mmve*.t.t	000000	0	00000		ms	1	010	md	0111111
mmve*.a.a	mks	mk	00000	00	00 00 bma		eew	00001	xxyyy11
	000000	0	00000		ms1			md	0111111

	mks	mk	00000	00	00	bma	eew	00010	xxyyy11
mmve*.a.t	000000	0	rs2		ms1	-	010	md	0111111
	mks	mk	00000	00	00	bma	eew	00010	xxyyy11
mmve*.t.a	000000	1	rs2		ms1	-	010	md	0111111
	mks	mk	00000	00	00	bma	eew	00011	xxyyy11
mmvie*.a.t	000000	0	imm		ms1	-	010	md	0111111
* 10.	mks	mk	00000	00	00	bma	eew	00011	xxyyy11
mmvie*.t.a	000000	1	imm		ms1	-	010	md	0111111
	mks	mk	00000	00	00	bma	eew	00000	xxyyy11
mmve*.x.t	000001	0	rs2		ms1	-	010	rd	0111111
* 4	mks	mk	00000	00	00	bma	eew	00000	xxyyy11
mmve*.t.x	000001	1	rs2		rs1		010	md	0111111
*	mks	mk	00000	00	00	bma	eew	00001	xxyyy11
mmve*.x.a	000001	0	rs2		ms1	=	010	rd	0111111
*	mks	mk	00000	00	00	bma	eew	00001	xxyyy11
mmve*.a.x	000001	1	rs2		rs1		010	md	0111111
mfmve*.f.t	mks	mk	00000	00	00	bma	eew	00010	xxyyy11
mimve*.i.t	000001	0	rs2		ms1	-	010	rd	0111111
and france * t f	mks	mk	00000	00	00	bma	eew	00010	xxyyy11
mfmve*.t.f	000001	1	rs2		rs1		010	md	0111111
mafrayya * f a	mks	mk	00000	00	00	bma	eew	00011	xxyyy11
mfmve*.f.a	000001	0	rs2		ms1	-	010	rd	0111111
	mks	mk	00000	00	00	bma	eew	00011	xxyyy11
mfmve*.a.f	000001	1	rs2	rs1		010	md	0111111	
	mks	mk	00000	01	01	bma	eew	00000	xxyyy11
mbcar.m	000010	0	00000	ms1		010	md	0111111	
mhahu	mks	mk	00000	01	10	bma	eew	00000	xxyyy11
mbcbr.m	000010	0	00000		ms1	-	010	md	0111111

	mks	mk	00000	01	00	bma	eew	00000	xxyyy11
mbccr.m	000010	0	00000		ms1	<u> </u>	010	md	0111111
	mks	mk	00000	10	01	bma	eew	00000	xxyyy11
mbcace*.m	000010	0	00000		ms1		010	md	0111111
	mks	mk	00000	10	10	bma	eew	00000	xxyyy11
mbcbce*.m	000010	0	00000		ms1		010	md	0111111
1 1	mks	mk	00000	10	00	bma	eew	00000	xxyyy11
mbccce*.m	000010	0	00000		ms1		010	md	0111111
1	mks	mk	00000	00	01	bma	eew	00000	xxyyy11
mbcaee*.m	000010	0	00000		ms1		010	md	0111111
1 1 4	mks	mk	00000	00	10	bma	eew	00000	xxyyy11
mbcbee*.m	000010	0	00000		msl		010	md	0111111
1 **	mks	mk	00000	00	00	bma	eew	00000	xxyyy11
mbccee*.m	000010	0	00000		msl		010	md	0111111
*	mks	mk	00000	00	01	bma	eew	00000	xxyyy11
mtae*.m	000011	0	00000		ms1	[010	md	0111111
41 \\	mks	mk	00000	00	10	bma	eew	00000	xxyyy11
mtbe*.m	000011	0	00000		ms1		010	md	0111111
	mks	mk	00000	00	00	bma	eew	00000	xxyyy11
mtce*.m	000011	0	00000		ms1		010	md	0111111
mmvare*.v.m	mks	mk	00000	01	01	bma	eew	00000	xxyyy11
illilivare .v.ili	000100	0	rs2		ms1	[010	vd	0111111
mmvbre*.v.m	mks	mk	00000	01	10	bma	eew	00000	xxyyy11
mmvore .v.m	000100 0 rs2 ms1		010	vd	0111111				
mmvcre*.v.m	mks	mk	00000	01	00	bma	eew	00000	xxyyy11
mmvere v.v.m	000100	0	rs2	ms1		010	vd	0111111	
mmvare*.m.v	mks	mk	00000	01	01	bma	eew	00000	xxyyy11
mmivaic .III.v	000100	1	rs2		vs1		010	md	0111111

1	mks	mk	00000	01	10	bma	eew	00000	xxyyy11
mmvbre*.m.v	000100	1	rs2		vs1		010	md	0111111
	mks	mk	00000	01	00	bma	eew	00000	xxyyy11
mmvcre*.m.v	000100	1	rs2		vs1		010	md	0111111
*	mks	mk	00000	10	01	bma	eew	00000	xxyyy11
mmvace*.v.m	000100	0	rs2		ms1		010	vd	0111111
1*	mks	mk	00000	10	10	bma	eew	00000	xxyyy11
mmvbce*.v.m	000100	0	rs2		ms1		010	vd	0111111
*	mks	mk	00000	10	00	bma	eew	00000	xxyyy11
mmvcce*.v.m	000100	0	rs2		ms1			vd	0111111
	mks	mk	00000	10	01	bma	eew	00000	xxyyy11
mmvace*.m.v	000100	1	rs2		vs1		010	md	0111111
1	mks	mk	00000	10	10	bma	eew	00000	xxyyy11
mmvbce*.m.v	000100	1	rs2		vs1		010	md	0111111
	mks	mk	00000	10	00	bma	eew	00000	xxyyy11
mmvcce*.m.v	000100	1	rs2		vs1		010	md	0111111

Table 28. Matrix Multiplication Instructions

	63 59	58	57 55	54 52	51 49	48 47	46 44	43 39	38 32
T	sps	sp	typ2	typ1	typd	bma	frm	funct5	opcode
Format	31 26	25	24	24 20		15	14 12	11 7	6 0
	funct6	fp	ms2		m	s1	funct3	md	suffix
	00000	0	100	100	000	bma	000	00000	xxyyy11
mmau.mm	000000	0	ms2		ms1		100	md	0111111
mann ou la mann	00000	0	001	001	001	bma	000	00000	xxyyy11
mmau.h.mm	000000	0	m	ms2		ms1		md	0111111
mmou III mm	00000	0	010	010	010	bma	000	00000	xxyyy11
mmau.w.mm	000000	0	m	s2	m	s1	100	md	0111111
mmou day mm	00000	0	011	011	011	bma	000	00000	xxyyy11
mmau.dw.mm	000000	0	m	s2	m	s1	100	md	0111111

	00000	0	100	100	000	bma	000	10000	xxyyy11
msmau.mm	000000	0	m	.s2	m	ıs1	100	md	0111111
	00000	0	001	001	001	bma	000	10000	xxyyy11
msmau.h.mm	000000	0	m	s2	m	ıs1	100	md	0111111
	00000	0	010	010	010	bma	000	10000	xxyyy11
msmau.w.mm	000000	0	m	s2	m	ıs1	100	md	0111111
	00000	0	011	011	011	bma	000	10000	xxyyy11
msmau.dw.mm	000000	0	m	s2	m	is1	100	md	0111111
	00000	0	100	100	001	bma	000	00000	xxyyy11
mwmau.mm	000000	0	m	s2	m	ıs1	100	md	0111111
,	00000	0	001	001	010	bma	000	00000	xxyyy11
mwmau.h.mm	000000	0	m	s2	m	ıs1	100	md	0111111
	00000	0	010	010	011	bma	000	00000	xxyyy11
mwmau.w.mm	000000	0	m	s2	m	ıs1	100	md	0111111
	00000	0	100	100	010	bma	000	00000	xxyyy11
mqmau.mm	000000	0	m	.s2	m	is1	100	md	0111111
1	00000	0	000	000	010	bma	000	00000	xxyyy11
mqmau.b.mm	000000	0	m	s2	m	ıs1	100	md	0111111
	00000	0	100	100	011	bma	000	00000	xxyyy11
momau.mm	000000	0	m	s2	m	ıs1	100	md	0111111
	00000	0	111	111	011	bma	000	00000	xxyyy11
momau.hb.mm	000000	0	m	s2	m	is1	100	md	0111111
manuman mm	00000	0	100	100	001	bma	000	10000	xxyyy11
mswmau.mm	000000	0	m	ms2		ıs1	100	md	0111111
manuman h ma	00000	0	001	001	010	bma	000	10000	xxyyy11
mswmau.h.mm	000000	0	m	s2	m	is1	100	md	0111111
menumen wee	00000	0	010	010	011	bma	000	10000	xxyyy11
mswmau.w.mm	000000	0	m	s2	m	ıs1	100	md	0111111

		_							
msqmau.mm	00000	0	100	100	010	bma	000	10000	xxyyy11
msqmaa.mm	000000	0	m	s2	m	s1	100	md	0111111
msqmau.b.mm	00000	0	000	000	010	bma	000	10000	xxyyy11
msqmau.o.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	011	bma	000	10000	ххууу11
msomau.mm	000000	0	m	s2	m	s1	100	md	0111111
msomau.hb.mm	00000	0	111	111	011	bma	000	10000	xxyyy11
msomau.no.mm	000000	0	m	s2	m	s1	100	md	0111111
mma mm	00000	0	100	100	000	bma	000	00001	xxyyy11
mma.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	001	001	001	bma	000	00001	xxyyy11
mma.h.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	010	010	010	bma	000	00001	xxyyy11
mma.w.mm	000000	0	m	s2	m	s1	100	md	0111111
mma.dw.mm	00000	0	011	011	011	bma	000	00001	ххууу11
mma.dw.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	000	bma	000	10001	xxyyy11
msma.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	001	001	001	bma	000	10001	ххууу11
msma.h.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	010	010	010	bma	000	10001	ххууу11
msma.w.mm	000000	0	m	s2	m	s1	100	md	0111111
1	00000	0	011	011	011	bma	000	10001	xxyyy11
msma.dw.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	001	bma	000	00001	xxyyy11
mwma.mm	000000	0	m	s2	m	s1	100	md	0111111
1	00000	0	001	001	010	bma	000	00001	xxyyy11
mwma.h.mm	000000	0	m	s2	m	s1	100	md	0111111

mwma.w.mm	00000	0	010	010	011	bma	000	00001	ххууу11
THWING.W.IIIII	000000	0	m	s2	m	ms1		md	0111111
	00000	0	100	100	010	bma	000	00001	xxyyy11
mqma.mm	000000	0	m	s2	m	s1	100	md	0111111
1	00000	0	000	000	010	bma	000	00001	xxyyy11
mqma.b.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	011	bma	000	00001	xxyyy11
moma.mm	000000	0	m	s2	m	s1	100	md	0111111
1.1	00000	0	111	111	011	bma	000	00001	xxyyy11
moma.hb.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	001	bma	000	10001	xxyyy11
mswma.mm	000000	0	m	s2	m	s1	100	md	0111111
1.	00000	0	001	001	010	bma	000	10001	xxyyy11
mswma.h.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	010	010	011	bma	000	10001	xxyyy11
mswma.w.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	010	bma	000	10001	xxyyy11
msqma.mm	000000	0	m	s2	ms1		100	md	0111111
1	00000	0	000	000	010	bma	000	10001	xxyyy11
msqma.b.mm	000000	0	m	s2	m	s1	100	md	0111111
	00000	0	100	100	011	bma	000	10001	xxyyy11
msoma.mm	000000	0	m	s2	m	s1	100	md	0111111
11	00000	0	111	111	011	bma	000	10001	xxyyy11
msoma.hb.mm	000000	0	m	s2	m	s1	100	md	0111111
C	00000	0	100	100	000	bma	frm	00000	xxyyy11
mfma.mm	000000	1	m	s2	m	s1	100	md	0111111
6 16	00000	0	001	001	001	bma	frm	00000	xxyyy11
mfma.hf.mm	000000	1	m	s2	m	s1	100	md	0111111

Const. Const.	00000	0	010	010	010	bma	frm	00000	xxyyy11
mfma.f.mm	000000	1	ms2		ms1		100	md	0111111
C 1	00000	0	011	011	011	bma	frm	00000	xxyyy11
mfma.d.mm	000000	1	m	ms2		s1	100	md	0111111
	00000	0	100	100	001	bma	frm	00000	xxyyy11
mfwma.mm	000000	1	m	s2	m	s1	100	md	0111111
C	00000	0	000	000	001	bma	frm	00000	xxyyy11
mfwma.cf.mm	000000	1	ms2		ms1		100	md	0111111
	00000	0	001	001	010	bma	frm	00000	xxyyy11
mfwma.hf.mm	000000	1	ms2		ms1		100	md	0111111
	00000	0	010	010	011	bma	frm	00000	xxyyy11
mfwma.f.mm	000000	1	m	s2	m	s1	100	md	0111111
C	00000	0	100	100	010	bma	frm	00000	xxyyy11
mfqma.mm	000000	1	m	s2	m	s1	100	md	0111111
	00000	0	000	000	010	bma	frm	00000	xxyyy11
mfqma.cf.mm	000000	1	m	s2	ms1		100	md	0111111

Table 29. Sparsing Matrix Multiplication Instructions

	63 59	58	57 55	54 52	51 49	48 47	46 44	43 39	38 32
E4	sps	sp	typ2	typ1	typd	bma	frm	funct5	opcode
Format	31 26	25	24 20		19	15	14 12	11 7	6 0
	funct6	fp	ms2		m	s1	funct3	md	suffix
	sps	1	100	100	000	bma	000	00000	xxyyy11
mmau.spa.mm	000001	0	ms2		ms1		100	md	0111111
mmau.spa.h.m	sps	1	001	001	001	bma	000	00000	xxyyy11
m	000001	0	ms2		ms1		100	md	0111111
mmau.spa.w.m	sps	1	010	010	010	bma	000	00000	xxyyy11
m	000001	0	m	s2	ms1		100	md	0111111
mmau.spa.dw.	sps	1	011	011	011	bma	000	00000	xxyyy11
mm	000001	0	m	s2	ms1		100	md	0111111

msmau.spa.mm sps 1 100 100 000 bma 000 10000 xxyy msmau.spa.h.m sps 1 001 001 001 bma 000 10000 xxyy msmau.spa.h.m sps 1 010 010 010 bma 000 10000 xxyy msmau.spa.w.m sps 1 010 010 010 bma 000 10000 xxyy msmau.spa.dw. sps 1 011 011 011 bma 000 10000 xxyy mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy mwmau.spa.h. sps 1 001 001 bma 000 00000 xxyy mwmau.spa.w. sps 1 001 001 bma 000 00000 xxyy mm 000001 0 ms2 ms1 100 md	111 2y11 111 2y11 111 2y11 111 2y11 111 2y11 111 111 111
msmau.spa.h.m sps 1 001 001 001 bma 000 10000 xxyy m 000001 0 ms2 ms1 100 md 0111 msmau.spa.w.m sps 1 010 010 010 bma 000 10000 xxyy m 000001 0 ms2 ms1 100 md 0111 msmau.spa.dw. sps 1 011 011 bma 000 10000 xxyy mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy mwmau.spa.h. sps 1 001 001 bma 000 00000 xxyy mwmau.spa.w. sps 1 001 001 bma 000 00000 xxyy mwmau.spa.w. sps 1 001 010 bma 000 00000 xxyy	y11 y11 111 y11 111 y11 111 y11 111
msmau.spa.h.m 1 000001 0 ms2 ms1 100 md 0111 msmau.spa.w.m sps 1 010 010 010 bma 000 10000 xxyy msmau.spa.w. sps 1 011 011 011 bma 000 10000 xxyy msmau.spa.dw. sps 1 100 100 001 bma 000 10000 xxyy mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy mwmau.spa.h. sps 1 001 001 010 bma 000 00000 xxyy mwmau.spa.w. sps 1 010 010 bma 000 00000 xxyy	111 2y11 111 2y11 111 2y11 111 2y11 111 111
m 000001 0 ms2 ms1 100 md 0111 msmau.spa.w.m sps 1 010 010 010 bma 000 10000 xxyy msmau.spa.dw. sps 1 011 011 011 bma 000 10000 xxyy mm 000001 0 ms2 ms1 100 md 0111 mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy mwmau.spa.h. sps 1 001 001 010 bma 000 00000 xxyy mwmau.spa.w. sps 1 010 010 bma 000 00000 xxyy	y11 111 111 111 111 111 111 111
msmau.spa.w.m r one of the content of t	111 ry11 111 ry11 111 ry11
m 000001 0 ms2 ms1 100 md 0111 msmau.spa.dw. mm sps 1 011 011 011 bma 000 10000 xxyy mm 000001 0 ms2 ms1 100 md 0111 mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy mwmau.spa.h. mm sps 1 001 001 010 bma 000 00000 xxyy mwmau.spa.w. sps 1 010 010 011 bma 000 00000 xxyy	y11 -111 -y11 -111 -y11 -111
msmau.spa.dw. 1 100 ms1 100 md 0111 mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy mwmau.spa.m sps 1 001 001 010 bma 000 00000 xxyy mwmau.spa.h. sps 1 001 001 010 bma 000 00000 xxyy mwmau.spa.w. sps 1 010 010 011 bma 000 00000 xxyy	111 2y11 111 2y11 111
mm 000001 0 ms2 ms1 100 md 0111 mwmau.spa.m sps 1 100 100 001 bma 000 00000 xxyy m 000001 0 ms2 ms1 100 md 0111 mwmau.spa.h. sps 1 001 001 010 bma 000 00000 xxyy mwmau.spa.w. sps 1 010 010 011 bma 000 00000 xxyy	y11 111 y11 111
mwmau.spa.m 1 33 m 0000001 0 ms2 ms1 100 md 0111 mwmau.spa.h. sps 1 001 001 010 bma 000 00000 xxyy mm 0000001 0 ms2 ms1 100 md 0111 mwmau.spa.w. sps 1 010 010 011 bma 000 00000 xxyy	111 y11 111
m 000001 0 ms2 ms1 100 md 0111 mwmau.spa.h. sps 1 001 001 010 bma 000 00000 xxyy mm 000001 0 ms2 ms1 100 md 0111 mwmau.spa.w. sps 1 010 010 011 bma 000 00000 xxyy	ry11 111
mwmau.spa.n.	111
mm 000001 0 ms2 ms1 100 md 0111 mwmau.spa.w. sps 1 010 010 011 bma 000 00000 xxyy	
mwmau.spa.w.	y11
	111
sps 1 100 100 010 bma 000 00000 xxyy	y11
mqmau.spa.mm 000001 0 ms2 ms1 100 md 0111	111
mqmau.spa.b.m sps 1 000 000 010 bma 000 00000 xxyy	y11
m 000001 0 ms2 ms1 100 md 0111	111
sps 1 100 100 011 bma 000 00000 xxyy	y11
momau.spa.mm 000001 0 ms2 ms1 100 md 0111	111
momau.spa.hb. sps 1 111 111 011 bma 000 00000 xxyy	y11
mm 000001 0 ms2 ms1 100 md 0111	111
mswmau.spa.m sps 1 100 100 001 bma 000 10000 xxyy	y11
m 000001 0 ms2 ms1 100 md 0111	111
mswmau.spa.h. sps 1 001 001 010 bma 000 10000 xxyy	y11
mm 000001 0 ms2 ms1 100 md 0111	111
mswmau.spa.w. sps 1 010 010 011 bma 000 10000 xxyy	y11
mm 000001 0 ms2 ms1 100 md 0111	111

magmay and m	sps	1	100	100	010	bma	000	10000	xxyyy11
msqmau.spa.m m	000001	0	m	s2	m	s1	100	md	0111111
msqmau.spa.b.	sps	1	000	000	010	bma	000	10000	xxyyy11
mm	000001	0	m	ms2		s1	100	md	0111111
msomau.spa.m	sps	1	100	100	011	bma	000	10000	xxyyy11
m	000001	0	m	s2	m	s1	100	md	0111111
msomau.spa.hb.	sps	1	111	111	011	bma	000	10000	xxyyy11
mm	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	000	bma	000	00001	ххууу11
mma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	001	001	001	bma	000	00001	ххууу11
mma.spa.h.mm	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	010	010	010	bma	000	00001	xxyyy11
mma.spa.w.mm	000001	0	m	s2	m	s1	100	md	0111111
mma.spa.dw.m	sps	1	011	011	011	bma	000	00001	xxyyy11
m	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	000	bma	000	10001	xxyyy11
msma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
1	sps	1	001	001	001	bma	000	10001	xxyyy11
msma.spa.h.mm	000001	0	m	s2	m	s1	100	md	0111111
msma.spa.w.m	sps	1	010	010	010	bma	000	10001	ххууу11
m	000001	0	m	s2	m	s1	100	md	0111111
msma.spa.dw.m	sps	1	011	011	011	bma	000	10001	ххууу11
m	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	001	bma	000	00001	ххууу11
mwma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
mwma.spa.h.m	sps	1	001	001	010	bma	000	00001	ххууу11
m	000001	0	m	s2	m	s1	100	md	0111111

			010	010	011	,	000	00001	4.4
mwma.spa.w.m	sps	1	010	010	011	bma	000	00001	ххууу11
m	000001	0	m	s2	m	s1	100	md	0111111
mama ana mm	sps	1	100	100	010	bma	000	00001	xxyyy11
mqma.spa.mm	000001	0	ms2		m	s1	100	md	0111111
mqma.spa.b.m	sps	1	000	000	010	bma	000	00001	xxyyy11
m	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	011	bma	000	00001	xxyyy11
moma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
moma.spa.hb.m	sps	1	111	111	011	bma	000	00001	xxyyy11
m	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	001	bma	000	10001	xxyyy11
mswma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
mswma.spa.h.m	sps	1	001	001	010	bma	000	10001	xxyyy11
m	000001	0	m	s2	m	s1	100	md	0111111
mswma.spa.w.	sps	1	010	010	011	bma	000	10001	xxyyy11
mm	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	010	bma	000	10001	xxyyy11
msqma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
msqma.spa.b.m	sps	1	000	000	010	bma	000	10001	xxyyy11
m	000001	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	011	bma	000	10001	xxyyy11
msoma.spa.mm	000001	0	m	s2	m	s1	100	md	0111111
msoma.spa.hb.	sps	1	111	111	011	bma	000	10001	xxyyy11
mm	000001	0	m	s2	m	s1	100	md	0111111
C	sps	1	100	100	000	bma	frm	00000	xxyyy11
mfma.spa.mm	000001	1	m	s2	m	s1	100	md	0111111
mfma.spa.hf.m	sps	1	001	001	001	bma	frm	00000	xxyyy11
m	000001	1	m	s2	m	s1	100	md	0111111

<u> </u>	sps	1	010	010	010	bma	frm	00000	xxyyy11
mfma.spa.f.mm	000001	1	m	s2	m	s1	100	md	0111111
0 1	sps	1	011	011	011	bma	frm	00000	xxyyy11
mfma.spa.d.mm	000001	1	ms2		m	s1	100	md	0111111
C	sps	1	100	100	001	bma	frm	00000	xxyyy11
mfwma.spa.mm	000001	1	m	s2	m	s1	100	md	0111111
mfwma.spa.cf.	sps	1	000	000	001	bma	frm	00000	xxyyy11
mm	000001	1	m	s2	m	s1	100	md	0111111
mfwma.spa.hf.	sps	1	001	001	010	bma	frm	00000	xxyyy11
mm	000001	1	m	s2	m	s1	100	md	0111111
mfwma.spa.f.m	sps	1	010	010	011	bma	frm	00000	xxyyy11
m	000001	1	m	s2	m	s1	100	md	0111111
C	sps	1	100	100	010	bma	frm	00000	xxyyy11
mfqma.spa.mm	000001	1	m	s2	m	s1	100	md	0111111
mfqma.spa.cf.m	sps	1	000	000	010	bma	frm	00000	xxyyy11
m	000001	1	m	s2	m	s1	100	md	0111111
1	sps	1	100	100	000	bma	000	00000	xxyyy11
mmau.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
mmau.spb.h.m	sps	1	001	001	001	bma	000	00000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
mmau.spb.w.m	sps	1	010	010	010	bma	000	00000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
mmau.spb.dw.	sps	1	011	011	011	bma	000	00000	xxyyy11
mm	000010	0	m	s2	m	s1	100	md	0111111
1	sps	1	100	100	000	bma	000	10000	xxyyy11
msmau.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
msmau.spb.h.m	sps	1	001	001	001	bma	000	10000	xxyyy11
m	000010	0	ms2		ms1		100	md	0111111

					1				
msmau.spb.w.m	sps	1	010	010	010	bma	000	10000	xxyyy11
m	000010	0	m	s2	ms1		100	md	0111111
msmau.spb.dw.	sps	1	011	011	011	bma	000	10000	ххууу11
mm	000010	0	m	ms2		s1	100	md	0111111
mwmau.spb.m	sps	1	100	100	001	bma	000	00000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
mwmau.spb.h.	sps	1	001	001	010	bma	000	00000	xxyyy11
mm	000010	0	m	s2	m	s1	100	md	0111111
mwmau.spb.w.	sps	1	010	010	011	bma	000	00000	xxyyy11
mm	000010	0	m	s2	m	s1	100	md	0111111
1	sps	1	100	100	010	bma	000	00000	ххууу11
mqmau.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
mqmau.spb.b.m	sps	1	000	000	010	bma	000	00000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
1	sps	1	100	100	011	bma	000	00000	ххууу11
momau.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
momau.spb.hb.	sps	1	111	111	011	bma	000	00000	ххууу11
mm	000010	0	m	s2	m	s1	100	md	0111111
mswmau.spb.m	sps	1	100	100	001	bma	000	10000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
mswmau.spb.h.	sps	1	001	001	010	bma	000	10000	xxyyy11
mm	000010	0	m	s2	m	s1	100	md	0111111
mswmau.spb.w.	sps	1	010	010	011	bma	000	10000	xxyyy11
mm	000010	0	m	s2	m	s1	100	md	0111111
msqmau.spb.m	sps	1	100	100	010	bma	000	10000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
msqmau.spb.b.	sps	1	000	000	010	bma	000	10000	ххууу11
mm	000010	0	m	s2	m	s1	100	md	0111111

msomau.spb.m	sps	1	100	100	011	bma	000	10000	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
msomau.spb.hb.	sps	1	111	111	011	bma	000	10000	xxyyy11
mm	000010	0	ms2		m	ıs1	100	md	0111111
	sps	1	100	100	000	bma	000	00001	xxyyy11
mma.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
	sps	1	001	001	001	bma	000	00001	ххууу11
mma.spb.h.mm	000010	0	m	s2	m	s1	100	md	0111111
	sps	1	010	010	010	bma	000	00001	xxyyy11
mma.spb.w.mm	000010	0	m	s2	m	s1	100	md	0111111
mma.spb.dw.m	sps	1	011	011	011	bma	000	00001	xxyyy11
m	000010	0	m	s2	m	s1	100	md	0111111
1	sps	1	100	100	000	bma	000	10001	xxyyy11
msma.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
msma.spb.h.m	sps	1	001	001	001	bma	000	10001	ххууу11
m	000010	0	m	s2	m	s1	100	md	0111111
msma.spb.w.m	sps	1	010	010	010	bma	000	10001	ххууу11
m	000010	0	m	s2	m	s1	100	md	0111111
msma.spb.dw.m	sps	1	011	011	011	bma	000	10001	ххууу11
m	000010	0	m	s2	m	s1	100	md	0111111
1	sps	1	100	100	001	bma	000	00001	ххууу11
mwma.spb.mm	000010	0	m	s2	m	s1	100	md	0111111
mwma.spb.h.m	sps	1	001	001	010	bma	000	00001	ххууу11
m	000010	0	m	s2	m	s1	100	md	0111111
mwma.spb.w.m	sps	1	010	010	011	bma	000	00001	ххууу11
m	000010	0	m	s2	m	s1	100	md	0111111
	sps	1	100	100	010	bma	000	00001	ххууу11
mqma.spb.mm	000010	0	m	s2	m	s1	100	md	0111111

mqma.spb.b.m	sps	1	000	000	010	bma	000	00001	xxyyy11
m	000010	0	m	s2	m	ıs1	100	md	0111111
_	sps	1	100	100	011	bma	000	00001	xxyyy11
moma.spb.mm	000010	0	ms2		m	ıs1	100	md	0111111
moma.spb.hb.m	sps	1	111	111	011	bma	000	00001	xxyyy11
m	000010	0	m	s2	m	is1	100	md	0111111
1	sps	1	100	100	001	bma	000	10001	xxyyy11
mswma.spb.mm	000010	0	m	s2	m	ıs1	100	md	0111111
mswma.spb.h.m	sps	1	001	001	010	bma	000	10001	xxyyy11
m	000010	0	m	s2	m	ıs1	100	md	0111111
mswma.spb.w.	sps	1	010	010	011	bma	000	10001	xxyyy11
mm	000010	0	m	s2	m	ıs1	100	md	0111111
	sps	1	100	100	010	bma	000	10001	xxyyy11
msqma.spb.mm	000010	0	m	s2	m	ıs1	100	md	0111111
msqma.spb.b.m	sps	1	000	000	010	bma	000	10001	xxyyy11
m	000010	0	m	s2	m	ıs1	100	md	0111111
massams sub-man	sps	1	100	100	011	bma	000	10001	xxyyy11
msoma.spb.mm	000010	0	m	s2	m	is1	100	md	0111111
msoma.spb.hb.	sps	1	111	111	011	bma	000	10001	xxyyy11
mm	000010	0	m	s2	m	ıs1	100	md	0111111
	sps	1	100	100	000	bma	frm	00000	xxyyy11
mfma.spb.mm	000010	1	m	s2	m	is1	100	md	0111111
mfma.spb.hf.m	sps	1	001	001	001	bma	frm	00000	xxyyy11
m	000010	1	m	s2	m	ıs1	100	md	0111111
mefore a sub-f-man	sps	1	010	010	010	bma	frm	00000	xxyyy11
mfma.spb.f.mm	000010	1	m	s2	m	is1	100	md	0111111
mfma anh d mm	sps	1	011	011	011	bma	frm	00000	ххууу11
mfma.spb.d.mm	000010	1	m	s2	m	ıs1	100	md	0111111

C1	sps	1	100	100	001	bma	frm	00000	xxyyy11
mfwma.spb.mm	000010	1	m	ms2		ms1		md	0111111
mfwma.spb.cf. mm	sps	1	000	000	001	bma	frm	00000	xxyyy11
	000010	1	m	ms2		s1	100	md	0111111
mfwma.spb.hf.	sps	1	001	001	010	bma	frm	00000	xxyyy11
mm	000010	1	ms2		ms1		100	md	0111111
mfwma.spb.f.m	sps	1	010	010	011	bma	frm	00000	xxyyy11
m	000010	1	m	s2	ms1		100	md	0111111
meforms only many	sps	1	100	100	010	bma	frm	00000	xxyyy11
mfqma.spb.mm	000010	1	m	s2	ms1		100	md	0111111
mfqma.spb.cf.m	sps	1	000	000	010	bma	frm	00000	xxyyy11
1 1	000010	1	m	s2	ms1		100	md	0111111

Table 30. Element-wise Arithmetic & Logic Instructions

	63 59	58	57 55	54 52	51 49	48 47	46 44	43 39	38 32
Format	mks	m k	typ2	typ1	typd	bma	frm	funct5	opcode
	31 26	25	24	24 20		15	14 12	11 7	60
	funct6	fp	ms2		ms1		funct3	md	suffix
11 *	mks	mk	eew	eew	eew	bma	000	00000	xxyyy11
maddu.*.mm	000000	0	ms2		ms1		101	md	0111111
11 +	mks	mk	eew	eew	eew	bma	000	10000	xxyyy11
msaddu.*.mm	000000	0	ms2		ms1		101	md	0111111
mwaddu.*.m	mks	mk	eew	eew	+1	bma	000	00000	xxyyy11
m	000000	0	m	s2	m	s1	101	md	0111111
11 *	mks	mk	eew	eew	eew	bma	000	00001	xxyyy11
madd.*.mm	000000	0	m	s2	m	s1	101	md	0111111
11 *	mks	mk	eew	eew	eew	bma	000	10001	xxyyy11
msadd.*.mm	000000	0	m	s2	ms1		101	md	0111111

	mks	mk	eew	eew	+1	bma	000	00001	xxyyy11
mwadd.*.mm	000000	0	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	000	00010	xxyyy11
msubu.*.mm	000000	0	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	000	10010	xxyyy11
mssubu.*.mm	000000	0	m	s2	m	s1	101	md	0111111
mwsubu.*.m	mks	mk	eew	eew	+1	bma	000	00010	xxyyy11
m m	000000	0	m	ıs2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	000	00011	xxyyy11
msub.*.mm	000000	0	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	000	10011	xxyyy11
mssub.*.mm	000000	0	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	+1	bma	000	00011	xxyyy11
mwsub.*.mm	000000	0	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	000	00000	xxyyy11
mminu.*.mm	000001	0	m	s2	m	s1	101	md	0111111
٠ ٠	mks	mk	eew	eew	eew	bma	000	00001	xxyyy11
mmin.*.mm	000001	0	m	s2	m	s1	101	md	0111111
*	mks	mk	eew	eew	eew	bma	000	00010	xxyyy11
mmaxu.*.mm	000001	0	m	s2	m	s1	101	md	0111111
*	mks	mk	eew	eew	eew	bma	000	00011	xxyyy11
mmax.*.mm	000001	0	m	s2	m	s1	101	md	0111111
1 *	mks	mk	eew	eew	eew	bma	000	00000	xxyyy11
mand.*.mm	000010	0	m	s2	m	s1	101	md	0111111
****	mks	mk	eew	eew	eew	bma	000	00001	xxyyy11
mor.*.mm	000010	0	m	s2	m	s1	101	md	0111111
mxor.*.mm	mks	mk	eew	eew	eew	bma	000	00010	xxyyy11
IIIXOI. ".IIIIII	000010	0	m	s2	m	s1	101	md	0111111

				1			1	1	
msll.*.mm	mks	mk	eew	eew	eew	bma	000	00000	xxyyy11
msn. ann	000011	0	m	s2	m	ıs1	101	md	0111111
1 4	mks	mk	eew	eew	eew	bma	000	00001	xxyyy11
msrl.*.mm	000011	0	m	s2	m	ıs1	101	md	0111111
ate.	mks	mk	eew	eew	eew	bma	000	00010	xxyyy11
msra.*.mm	000011	0	m	s2	m	ıs1	101	md	0111111
1 4	mks	mk	eew	eew	eew	bma	000	00000	xxyyy11
mmul.*.mm	000100	0	m	s2	m	ıs1	101	md	0111111
11. 🕹	mks	mk	eew	eew	eew	bma	000	00001	xxyyy11
mmulh.*.mm	000100	0	m	s2	m	ıs1	101	md	0111111
mmulhu.*.m	mks	mk	eew	eew	eew	bma	000	00010	xxyyy11
m	000100	0	m	s2	m	ıs1	101	md	0111111
mmulhsu.*.m	mks	mk	eew	eew	eew	bma	000	00011	xxyyy11
m	000100	0	m	s2	m	ıs1	101	md	0111111
1 +	mks	mk	eew	eew	eew	bma	000	10000	xxyyy11
msmulu.*.mm	000100	0	m	s2	m	ıs1	101	md	0111111
1 4	mks	mk	eew	eew	eew	bma	000	10001	xxyyy11
msmul.*.mm	000100	0	m	s2	m	ıs1	101	md	0111111
msmulsu.*.m	mks	mk	eew	eew	eew	bma	000	10011	xxyyy11
m	000100	0	m	s2	m	ıs1	101	md	0111111
mwmulu.*.m	mks	mk	eew	eew	+1	bma	000	00000	xxyyy11
m	000100	0	m	s2	m	ıs1	101	md	0111111
1 16	mks	mk	eew	eew	+1	bma	000	00001	xxyyy11
mwmul.*.mm	000100	0	m	s2	m	ıs1	101	md	0111111
mwmulsu.*.m	mks	mk	eew	eew	+1	bma	000	00011	xxyyy11
m	000100	0	m	s2	m	ıs1	101	md	0111111
C 11 %	mks	mk	eew	eew	eew	bma	frm	00000	xxyyy11
mfadd.*.mm	000000	1	m	s2	m	ıs1	101	md	0111111
	<u> </u>				I		l	1	<u> </u>

C 114	mks	mk	eew	eew	+1	bma	frm	00000	xxyyy11
mfwadd.*.mm	000000	1	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	frm	00001	xxyyy11
mfsub.*.mm	000000	1	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	+1	bma	frm	00001	xxyyy11
mfwsub.*.mm	000000	1	m	s2	m	s1	101	md	0111111
C	mks	mk	eew	eew	eew	bma	frm	00000	xxyyy11
mfmin.*.mm	000001	1	m	s2	m	s1	101	md	0111111
	mks	mk	eew	eew	eew	bma	frm	00010	xxyyy11
mfmax.*.mm	000001	1	m	s2	m	s1	101	md	0111111
f1 *	mks	mk	eew	eew	eew	bma	frm	00000	xxyyy11
mfmul.*.mm	000100	1	m	s2	m	s1	101	md	0111111
mfwmul.*.m	mks	mk	eew	eew	+1	bma	frm	00000	xxyyy11
m	000100	1	m	s2	m	s1	101	md	0111111
£1: *	mks	mk	eew	eew	eew	bma	frm	00000	xxyyy11
mfdiv.*.mm	000101	1	m	s2	m	s1	101	md	0111111
mfaant * nom	mks	mk	eew	eew	eew	bma	frm	00000	xxyyy11
mfsqrt.*.mm	000110	1	000	000	m	s1	101	md	0111111

Table 31. Type Convert Instructions

	63 59	58	57 55	54 52	51 49	48 47	46 44	43 39	38 32
Format	mks	m k	enw	typ1	typd	bma	frm	funct5	opcode
	31 26	25	24	23 20	19	15	14 12	11 7	60
	funct6	fp	fs	f4	m	s1	funct3	md	suffix
	mks	mk	000	100	000	bma	frm	00000	xxyyy11
mcvt.x.xu.m	000000	0	0	0000	m	s1	111	md	0111111
mcvt.hb.uhb.	mks	mk	000	111	000	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111

								1	1
mcvt.b.ub.m	mks	mk	000	000	000	bma	frm	00000	xxyyy11
inevt.o.do.iii	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	000	001	000	bma	frm	00000	xxyyy11
mcvt.h.uh.m	000000	0	0	0000	m	s1	111	md	0111111
,	mks	mk	000	010	000	bma	frm	00000	xxyyy11
mcvt.w.uw.m	000000	0	0	0000	m	s1	111	md	0111111
mcvt.dw.udw.	mks	mk	000	011	000	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	000	100	000	bma	frm	00001	xxyyy11
mcvt.xu.x.m	000000	0	0	0000	m	s1	111	md	0111111
mcvt.uhb.hb.	mks	mk	000	111	000	bma	frm	00001	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
1.1	mks	mk	000	000	000	bma	frm	00001	xxyyy11
mcvt.ub.b.m	000000	0	0	0000	m	s1	111	md	0111111
. 1.1	mks	mk	000	001	000	bma	frm	00001	xxyyy11
mcvt.uh.h.m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	000	010	000	bma	frm	00001	xxyyy11
mcvt.uw.w.m	000000	0	0	0000	m	s1	111	md	0111111
mcvt.udw.dw.	mks	mk	000	011	000	bma	frm	00001	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.xw.x.	mks	mk	001	100	001	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.xq.x.	mks	mk	010	100	010	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.xo.x.	mks	mk	011	100	011	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.b.hb.	mks	mk	001	111	000	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
	<u> </u>	-	<u> </u>	1			1	1	

mwcvtu.h.hb.	mks	mk	010	111	001	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.w.hb.	mks	mk	011	111	010	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	001	000	001	bma	frm	00000	xxyyy11
mwcvtu.h.b.m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.w.b.	mks	mk	010	000	010	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.w.h.	mks	mk	001	001	010	bma	frm	00000	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvtu.dw.w	mks	mk	001	010	011	bma	frm	00000	xxyyy11
.m	000000	0	0	0000	m	s1	111	md	0111111
mwcvt.xw.x.	mks	mk	001	100	001	bma	frm	00001	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	010	100	010	bma	frm	00001	xxyyy11
mwcvt.xq.x.m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	011	100	011	bma	frm	00001	xxyyy11
mwcvt.xo.x.m	000000	0	0	0000	m	s1	111	md	0111111
1. 1.1	mks	mk	001	111	000	bma	frm	00001	xxyyy11
mwcvt.b.hb.m	000000	0	0	0000	m	s1	111	md	0111111
1. 1.1	mks	mk	010	111	001	bma	frm	00001	xxyyy11
mwcvt.h.hb.m	000000	0	0	0000	m	s1	111	md	0111111
mwcvt.w.hb.	mks	mk	011	111	010	bma	frm	00001	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
mwcvt.h.b.m	mks	mk	001	000	001	bma	frm	00001	xxyyy11
IIIWCVLII.U.III	000000	0	0	0000	m	s1	111	md	0111111
mwcvt.w.b.m	mks	mk	010	000	010	bma	frm	00001	xxyyy11
IIIwcvt.w.D.III	000000	0	0	0000	m	s1	111	md	0111111

mwcvt.w.h.m	mks 000000	mk	001	001	010	bma	frm	00001	xxyyy11
0	000000								AAJJYII
		0	0	0000	m	s1	111	md	0111111
mwcvt.dw.w.	mks	mk	001	010	011	bma	frm	00001	xxyyy11
m 0	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.x.xw.	mks	mk	111	100	111	bma	frm	00000	xxyyy11
m C	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.x.xq.	mks	mk	110	100	110	bma	frm	00000	xxyyy11
m C	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.x.xo.	mks	mk	101	100	101	bma	frm	00000	xxyyy11
m C	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.hb.b.	mks	mk	111	000	111	bma	frm	00000	xxyyy11
m C	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.hb.h.	mks	mk	110	001	111	bma	frm	00000	xxyyy11
m C	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.hb.w.	mks	mk	101	010	111	bma	frm	00000	xxyyy11
m C	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	111	001	000	bma	frm	00000	xxyyy11
mncvtu.b.h.m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	110	010	000	bma	frm	00000	xxyyy11
mncvtu.b.w.m	000000	0	0	0000	m	s1	111	md	0111111
. 1	mks	mk	111	010	001	bma	frm	00000	xxyyy11
mncvtu.h.w.m	000000	0	0	0000	m	s1	111	md	0111111
mncvtu.w.dw.	mks	mk	111	011	010	bma	frm	00000	xxyyy11
m O	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	111	100	111	bma	frm	00001	xxyyy11
mncvt.x.xw.m	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	110	100	110	bma	frm	00001	xxyyy11
mncvt.x.xq.m	000000	0	0	0000	m	s1	111	md	0111111

	1	1-	101	100	101	1	£	00001	11
mncvt.x.xo.m	mks	mk	101	100	101	bma	frm	00001	xxyyy11
	000000	0	0	0000	m	s1	111	md	0111111
mncvt.hb.b.m	mks	mk	111	000	111	bma	frm	00001	xxyyy11
IIIIC V L.IIO. D.III	000000	0	0	0000	m	s1	111	md	0111111
	mks	mk	110	001	111	bma	frm	00001	xxyyy11
mncvt.hb.h.m	000000	0	0	0000	m	s1	111	md	0111111
4.1.1	mks	mk	101	010	111	bma	frm	00001	xxyyy11
mncvt.hb.w.m	000000	0	0	0000	m	s1	111	md	0111111
4 1. 1	mks	mk	111	001	000	bma	frm	00001	xxyyy11
mncvt.b.h.m	000000	0	0	0000	m	s1	111	md	0111111
4.1	mks	mk	110	010	000	bma	frm	00001	xxyyy11
mncvt.b.w.m	000000	0	0	0000	m	s1	111	md	0111111
4.1	mks	mk	111	010	001	bma	frm	00001	xxyyy11
mncvt.h.w.m	000000	0	0	0000	m	s1	111	md	0111111
mncvt.w.dw.	mks	mk	111	011	010	bma	frm	00001	xxyyy11
m	000000	0	0	0000	m	s1	111	md	0111111
C 41 C1 C	mks	mk	000	001	001	bma	frm	00000	xxyyy11
mfcvt.bf.hf.m	000000	1	1	0000	m	s1	111	md	0111111
6 .1616	mks	mk	000	001	001	bma	frm	00001	xxyyy11
mfcvt.hf.bf.m	000000	1	1	0000	m	s1	111	md	0111111
mfwcvt.fw.f.	mks	mk	001	100	001	bma	frm	00000	xxyyy11
m	000000	1	1	0000	m	s1	111	md	0111111
mfwcvt.hf.cf.	mks	mk	001	000	001	bma	frm	00000	xxyyy11
m	000000	1	1	0000	m	s1	111	md	0111111
6	mks	mk	001	001	010	bma	frm	00000	xxyyy11
mfwcvt.f.hf.m	000000	1	1	0000	m	s1	111	md	0111111
6 16	mks	mk	001	010	011	bma	frm	00000	xxyyy11
mfwcvt.d.f.m	000000	1	1	0000	m	s1	111	md	0111111

	mks	mk	111	100	111	bma	frm	00000	xxyyy11
mfncvt.f.fw.m									
	000000	1	1	0000		s1	111	md	0111111
mfncvt.cf.hf.	mks	mk	111	001	000	bma	frm	00000	xxyyy11
m	000000	1	1	0000	m	s1	111	md	0111111
mfncvt.hf.f.m	mks	mk	111	010	001	bma	frm	00000	xxyyy11
IIIIICVLIII.I.III	000000	1	1	0000	m	s1	111	md	0111111
mfncvt.f.d.m	mks	mk	111	011	010	bma	frm	00000	xxyyy11
IIIIICVL.I.G.III	000000	1	1	0000	m	s1	111	md	0111111
me for the fire me	mks	mk	000	100	000	bma	frm	00000	xxyyy11
mfcvtu.f.x.m	000000	1	0	0000	m	s1	111	md	0111111
	mks	mk	000	001	001	bma	frm	00000	xxyyy11
mfcvtu.hf.h.m	000000	1	0	0000	m	s1	111	md	0111111
ff	mks	mk	000	010	010	bma	frm	00000	xxyyy11
mfcvtu.f.w.m	000000	1	0	0000	m	s1	111	md	0111111
mfcvtu.d.dw.	mks	mk	000	011	011	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
C C	mks	mk	000	100	000	bma	frm	00001	xxyyy11
mfcvt.f.x.m	000000	1	0	0000	m	s1	111	md	0111111
C . 1 C1	mks	mk	000	001	001	bma	frm	00001	xxyyy11
mfcvt.hf.h.m	000000	1	0	0000	m	s1	111	md	0111111
6 6	mks	mk	000	010	010	bma	frm	00001	xxyyy11
mfcvt.f.w.m	000000	1	0	0000	m	s1	111	md	0111111
0 11	mks	mk	000	011	011	bma	frm	00001	xxyyy11
mfcvt.d.dw.m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.fw.x	mks	mk	001	100	001	bma	frm	00000	xxyyy11
.m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.fq.x.	mks	mk	010	100	010	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111

	mks	mk	011	100	011	bma	frm	00000	xxyyy11
mfwcvtu.fo.x.									
m	000000	1	0	0000	m	sl	111	md	0111111
mfwcvtu.hf.h	mks	mk	010	111	001	bma	frm	00000	xxyyy11
b.m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.f.hb.	mks	mk	011	111	010	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.hf.b.	mks	mk	001	000	001	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.f.b.	mks	mk	010	000	010	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.f.h.	mks	mk	001	001	010	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvtu.d.w.	mks	mk	001	010	011	bma	frm	00000	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvt.fw.x.	mks	mk	001	100	001	bma	frm	00001	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvt.fq.x.	mks	mk	010	100	010	bma	frm	00001	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvt.fo.x.	mks	mk	011	100	011	bma	frm	00001	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvt.hf.hb.	mks	mk	010	111	001	bma	frm	00001	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvt.f.hb.	mks	mk	011	111	010	bma	frm	00001	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
mfwcvt.hf.b.	mks	mk	001	000	001	bma	frm	00001	xxyyy11
m	000000	1	0	0000	m	s1	111	md	0111111
	mks	mk	010	000	010	bma	frm	00001	xxyyy11
mfwcvt.f.b.m	000000	1	0	0000	m	s1	111	md	0111111

mfwcvt.f.h.m 000000 1 0 0000 ms! 111 md 011111 mfwcvt.d.w.m mks mk 001 010 011 bma frm 00001 xxyyy11 mfwcvtu.f.xw.m mks mk 111 100 111 bma frm 00000 xxyyy11 mfncvtu.f.f.w.m mks mk 111 100 011 bma frm 00000 xxyyy11 mfncvtu.f.dw.m mks mk 111 010 001 bma frm 00000 xxyyy11 mfncvt.f.dw.m mks mk 111 010 011 bma frm 00000 xxyyy11 mfncvt.f.dw.m mks mk 111 100 111 bma frm 00000 xxyyy11 mfncvt.f.dw.m mks mk 111 010 001 bma frm 00001 xxyyy11 mfcvtu.x.f.m 000000 1 0										
mfwevt.d.w.m mks mk 001 010 011 bma frm 00001 xxyyy11 mfwevt.d.w.m mks mk 001 010 011 bma frm 00001 xxyyy11 mfnevtu.f.xw. mks mk 111 100 111 bma frm 00000 xxyyy11 mfnevtu.f.f.w. mks mk 111 010 001 bma frm 00000 xxyyy11 mfnevtu.f.d.w. mks mk 111 010 001 bma frm 00000 xxyyy11 mfnevt.f.xw. mks mk 111 101 010 bma frm 00000 xxyyy11 mfnevt.f.d.w. mks mk 111 100 11 bma frm 00001 xxyyy11 mfcvtu.f.d.w. mks mk 111 010 001 bma frm 00001 xxyyy11 mfcvtu.f.f.w. mks mk	mfweyt f h m	mks	mk	001	001	010	bma	frm	00001	xxyyy11
mfwevt.d.w.m 000000 1 0 0000 mst 111 md 0111111 mfnevtu.f.xw. m mks mk 111 100 111 bma frm 00000 xxyyy11 mfnevtu.hf.w. m mks mk 111 010 001 bma frm 00000 xxyyy11 mfnevtu.f.dw. m mks mk 111 010 000 mst 111 md 0111111 mfnevt.f.xw. m mks mk 111 101 010 bma frm 00000 xxyyy11 mfnevt.f.dw. m mks mk 111 100 111 bma frm 00001 xxyyy11 mfnevt.f.dw. m mks mk 111 010 001 bma frm 0001 xxyyy11 mfcvtu.x.f.m mks mk 111 010 001 bma frm 0001 xxyyy11 mfcvtu.h.fr.m mks mk 000 <t< td=""><td>IIII WCVL.I.III.III</td><td>000000</td><td>1</td><td>0</td><td>0000</td><td>m</td><td>s1</td><td>111</td><td>md</td><td>0111111</td></t<>	IIII WCVL.I.III.III	000000	1	0	0000	m	s1	111	md	0111111
mfnevtu.f.xw. m mks mk 111 100 0000 mst 111 md 0111111 mfnevtu.hf.w. m mks mk 111 100 111 bma frm 00000 xxyyy11 mfnevtu.hf.w. m mks mk 111 010 001 bma frm 00000 xxyyy11 mfnevtu.f.d.w. m mks mk 111 010 000 mst 111 md 011111 mfnevt.f.xw. m mks mk 111 100 111 bma frm 0000 xxyyy11 mfnevt.f.xw. m mks mk 111 100 111 bma frm 00001 xxyyy11 mfnevt.f.d.w. m mks mk 111 010 001 bma frm 0001 xxyyy11 mfevt.f.d.w. m mks mk 111 011 010 bma frm 0001 xxyyy11 mfevt.f.d.w. m mks mk	mefronset d some	mks	mk	001	010	011	bma	frm	00001	xxyyy11
mm 000000 1 0 0000 mst 111 md 0111111 mfnevtu.hf.w. m mks mk 111 010 001 bma frm 00000 xxyyy11 mfnevtu.f.dw. m mks mk 111 010 0ms frm 00000 xxyyy11 mfnevt.f.xw. m mks mk 111 101 010 bma frm 00000 xxyyy11 mfnevt.f.xw. m mks mk 111 100 111 bma frm 00001 xxyyy11 mfnevt.hf.w. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfnevt.f.dw. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfcvtu.x.f.m mks mk 000 10 000 ms1 111 md 0111111 mfcvtu.w.f.m mks mk 000 100 00	miwcvt.a.w.m	000000	1	0	0000	m	s1	111	md	0111111
mfncvtu.hf.w. m mks mk 111 010 001 bma frm 00000 xxyyy11 mfncvtu.f.dw. m mks mk 111 010 bma frm 00000 xxyyy11 mfncvt.f.dw. m mks mk 111 010 bma frm 00000 xxyyy11 mfncvt.f.xw. m mks mk 111 100 111 bma frm 00001 xxyyy11 mfncvt.f.xw. m mks mk 111 100 001 bma frm 00001 xxyyy11 mfncvt.f.f.w. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfncvt.f.dw. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfevtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfevtu.w.f.m mks mk 000 01	mfncvtu.f.xw.	mks	mk	111	100	111	bma	frm	00000	xxyyy11
mineviti.n.w. m 000000 1 0 0000 ms1 111 md 0111111 mfnevit.f.dw. mks mk 111 010 bma frm 00000 xxyyy11 mfnevit.f.xw. mks mk 111 100 111 bma frm 00001 xxyyy11 mfnevit.f.xw. mks mk 111 100 011 bma frm 00001 xxyyy11 mfnevit.f.w. mks mk 111 010 001 bma frm 00001 xxyyy11 mfnevit.f.dw. mks mk 111 010 001 bma frm 00001 xxyyy11 mfcvtu.x.f.m 000000 1 0 0000 ms1 111 md 011111 mfcvtu.h.fr.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010	m	000000	1	0	0000	m	s1	111	md	0111111
mfncvtu.f.dw. m mk mk 111 011 010 bma frm 00000 xxyyy11 mfncvt.f.xw. m mks mk 111 100 0000 mst 111 md 011111 mfncvt.f.xw. m 000000 1 0 0000 mst 111 md 0111111 mfncvt.hf.w. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfncvt.f.dw. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfcvtu.f.dw. m mks mk 111 010 000 mst 111 md 011111 mfcvtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.h.hf.m mks mk 000 001 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 bma	mfncvtu.hf.w.	mks	mk	111	010	001	bma	frm	00000	xxyyy11
m 000000 1 0 0000 mst 111 md 0111111 mfnevt.f.xw. m mks mk 111 100 111 bma frm 00001 xxyyy11 mfnevt.hf.w. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfnevt.f.dw. m mks mk 111 010 001 bma frm 00001 xxyyy11 mfnevt.f.dw. m mks mk 111 010 00 ms1 111 md 011111 mfevtu.x.f.m mks mk 101 010 bma frm 00001 xxyyy11 mfevtu.h.hf.m mks mk 000 100 o00 bma frm 00000 xxyyy11 mfevtu.w.f.m mks mk 000 01 ono bma frm 00000 xxyyy11 mfevtu.dwd. m mks mk 000 01 ono	m	000000	1	0	0000	m	s1	111	md	0111111
mfnevt.f.xw. m mks mk 111 100 111 bma frm 00001 xxyyy11 mfnevt.hf.w. m 000000 1 0 0000 mst 111 md 0111111 mfnevt.hf.w. m 000000 1 0 0000 mst 111 md 0111111 mfnevt.f.dw. m 000000 1 0 0000 mst 111 md 0111111 mfevtu.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfevtu.h.hf.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfevtu.w.f.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfevtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfevtu.s.f.m 000000 0 1 0000 mst 111	mfncvtu.f.dw.	mks	mk	111	011	010	bma	frm	00000	xxyyy11
mincevt.i.xw. m 000000 1 0 0000 ms1 111 md 0111111 mfnevt.hf.w. mk mk 111 010 001 bma frm 00001 xxyyy11 mfnevt.f.dw. mks mk 111 010 bma frm 00001 xxyyy11 mfovtu.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfovtu.h.hf.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfovtu.w.f.m mks mk 000 01 001 bma frm 00000 xxyyy11 mfovtu.w.f.m mks mk 000 010 bma frm 00000 xxyyy11 mfovtu.w.f.m mks mk 000 010 bma frm 00000 xxyyy11 mfovtu.k.f.m mks mk 000 011 010 bma	m	000000	1	0	0000	m	s1	111	md	0111111
mfnevt.hf.w. m mks mk 111 010 001 bma frm 00001 xxyyy11 mm 000000 1 0 0000 ms1 111 md 0111111 mfnevt.f.dw. m mks mk 111 010 bma frm 00001 xxyyy11 mfevtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfevtu.h.hf.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfevtu.w.f.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfevtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfevtu.dw.d. m mks mk 000 011 011 bma frm 00000 xxyyy11 mfevt.x.f.m mks mk 000 01 01	mfncvt.f.xw.	mks	mk	111	100	111	bma	frm	00001	xxyyy11
minevt.n.w. m 000000 1 0 0000 ms1 111 md 0111111 mfnevt.f.dw. mks mk 111 010 bma frm 00001 xxyyy11 mfcvtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.h.hf.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvt.x.f.m mks mk 000 01	m	000000	1	0	0000	m	s1	111	md	0111111
mfncvt.f.dw. m mks mk 111 011 010 bma frm 00001 xxyyy11 mfcvtu.x.f.m 000000 1 0 0000 ms1 111 md 0111111 mfcvtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.h.hf.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.dw.d. m mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvtx.f.m 000000 0 1 0000 ms1 111 md 0111111 mfcvtx.f.m mks mk 000 01 bma frm 00000 xxyyy11 mfcvtx.f.m mks mk 000 100 bma frm	mfncvt.hf.w.	mks	mk	111	010	001	bma	frm	00001	xxyyy11
mmcvt.r.dw. m 000000 1 0 0000 ms1 111 md 0111111 mfcvtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.h.hf.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfcvtu.h.hf.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvtx.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 bma frm 00001 xxyyy11	m	000000	1	0	0000	m	s1	111	md	0111111
mfcvtu.x.f.m mks mk 000 100 000 bma frm 00000 xxyyy11 mfcvtu.x.f.m mks mk 000 001 ms1 111 md 0111111 mfcvtu.h.hf.m mks mk 000 001 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 bma frm 00001 xxyyy11	mfncvt.f.dw.	mks	mk	111	011	010	bma	frm	00001	xxyyy11
mfcvtu.x.f.m 000000 0 1 0000 ms1 111 md 0111111 mfcvtu.h.hf.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 001 bma frm 00001 xxyyy11	m	000000	1	0	0000	m	s1	111	md	0111111
mfcvtu.h.hf.m mks mk 000 001 001 bma frm 00000 xxyyy11 mfcvtu.h.hf.m 000000 0 1 0000 ms1 111 md 0111111 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvtv.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 bma frm 00001 xxyyy11	C 4 C	mks	mk	000	100	000	bma	frm	00000	xxyyy11
mfcvtu.h.hf.m 000000 0 1 0000 ms1 111 md 0111111 mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.w.f.m 0000000 0 1 0000 ms1 111 md 0111111 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 bma frm 00001 xxyyy11	mīcvtu.x.ī.m	000000	0	1	0000	m	s1	111	md	0111111
mfcvtu.w.f.m mks mk 000 010 010 bma frm 00000 xxyyy11 mfcvtu.w.f.m 000000 0 1 0000 ms1 111 md 0111111 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 m 000000 0 1 0000 ms1 111 md 0111111 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 001 bma frm 00001 xxyyy11	C 4 1 1 C	mks	mk	000	001	001	bma	frm	00000	xxyyy11
mfcvtu.w.f.m 000000 0 1 0000 ms1 111 md 0111111 mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 m 000000 0 1 0000 ms1 111 md 0111111 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 bma frm 00001 xxyyy11	mfcvtu.h.hf.m	000000	0	1	0000	m	s1	111	md	0111111
mfcvtu.dw.d. mks mk 000 011 011 bma frm 00000 xxyyy11 m 000000 0 1 0000 ms1 111 md 0111111 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 001 bma frm 00001 xxyyy11	S	mks	mk	000	010	010	bma	frm	00000	xxyyy11
micvtu.dw.d. m 000000 0 1 0000 ms1 111 md 0111111 mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 001 bma frm 00001 xxyyy11	mfcvtu.w.f.m	000000	0	1	0000	m	s1	111	md	0111111
mfcvt.x.f.m mks mk 000 100 000 bma frm 00001 xxyyy11 mfcvt.h.hf.m mks mk 000 001 001 bma frm 00001 xxyyy11	mfcvtu.dw.d.	mks	mk	000	011	011	bma	frm	00000	xxyyy11
mfcvt.x.f.m 000000 0 1 0000 ms1 111 md 0111111 mfcvt.h.hf.m mks mk 000 001 001 bma frm 00001 xxyyy11	m	000000	0	1	0000	m	s1	111	md	0111111
000000 0 1 0000 ms1 111 md 0111111 mfcvt.h.hf.m 0000 001 001 bma frm 00001 xxyyy11 mfcvt.h.hf.m 00001 xxyyy11 xxyyyy11 xxyyyyyyyyyy		mks	mk	000	100	000	bma	frm	00001	xxyyy11
mfcvt.h.hf.m	mfcvt.x.f.m	000000	0	1	0000	m	s1	111	md	0111111
micvt.n.ni.m	6 (116	mks	mk	000	001	001	bma	frm	00001	xxyyy11
000000 0 1 0000 ms1 111 md 0111111	mfcvt.h.hf.m	000000	0	1	0000	m	s1	111	md	0111111

mfcvt.w.f.m 000000 0 1 0000 mst 111 md 011111 mfcvt.dw.d.m mks mk 000 011 011 bma frm 00001 xxyyy1 mfcvt.dw.d.m 000000 0 1 0000 mst 111 md 011111 mfwcvtu.w.hf mks mk 001 100 001 bma frm 00000 xxyyy1 mfwcvtu.w.hf mks mk 001 010 010 bma frm 00000 xxyyy1 mfwcvt.w.hf mks mk 001 010 011 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 01111 mfwcvt.w.hf mks mk 001 100 001 bma frm 00001 xxyyy1 mfwcvt.w.hf mks mk 001 010 011 bma frm			1		1				1	1
mfcvt.dw.d.m mks mk 000 011 011 bma frm 00001 xxyyyy1 mfcvt.dw.d.m mks mk 000 011 011 bma frm 00001 xxyyy1 mfwcvtu.xw.ff mks mk 001 100 001 bma frm 00000 xxyyy1 mfwcvtu.w.hf mks mk 001 001 010 bma frm 00000 xxyyy1 mfwcvtu.w.hf mks mk 001 001 010 bma frm 00000 xxyyy1 mfwcvtu.dw.f mks mk 001 100 011 bma frm 00000 xxyyy1 mfwcvt.w.f. mks mk 001 100 001 bma frm 00001 xxyyy1 mfwcvt.w.f. mks mk 001 100 001 bma frm 00001 xxyyy1 mfwcvt.w.f. mks mk 001	mfcvt w f m	mks	mk	000	010	010	bma	frm	00001	xxyyy11
mfcvt.dw.d.m 000000 0 1 0000 ms1 111 md 011111 mfwcvtu.xw.ff .m mks mk 001 100 001 bma frm 00000 xxyyy1 mfwcvtu.w.hf .m mks mk 001 010 bma frm 00000 xxyyy1 mfwcvtu.dw.ff .m mks mk 001 010 011 bma frm 00000 xxyyy1 mfwcvt.xw.fm mks mk 001 100 011 bma frm 00000 xxyyy1 mfwcvt.xw.fm mks mk 001 100 001 bma frm 00001 xxyyy1 mfwcvt.w.hfm mks mk 001 101 bma frm 00001 xxyyy1 mfwcvt.dw.fm mks mk 001 010 bma frm 00001 xxyyy1 mfocvtu.x.fwm mks mk 001 101 bma frm	IIIICVL.W.I.III	000000	0	1	0000	m	s1	111	md	0111111
mfwcvtu.xw.f mks mk 001 100 001 bma frm 00000 xxyyyy1 mfwcvtu.xw.f mks mk 001 100 01 bma frm 00000 xxyyyy1 mfwcvtu.w.hf mks mk 001 001 010 bma frm 00000 xxyyy1 mfwcvtu.dw.f mks mk 001 010 011 bma frm 00000 xxyyy1 mfwcvt.xw.f. mks mk 001 100 001 bma frm 00000 xxyyy1 mfwcvt.w.hf. mks mk 001 100 001 bma frm 00001 xxyyy1 mfwcvt.w.hf. mks mk 001 001 010 bma frm 00001 xxyyy1 mfwcvt.w.hf. mks mk 001 010 011 bma frm 00001 xxyyy1 mfwcvtu.x.fo. mks mk 111	meforet desi dua	mks	mk	000	011	011	bma	frm	00001	xxyyy11
mixevti.xv.r. 000000 0 1 0000 ms1 111 md 011111 mfwcvtu.w.hf mks mk 001 001 010 bma frm 00000 xxyyy1 mfwcvtu.dw.f mks mk 001 010 011 bma frm 00000 xxyyy1 mfwcvt.xw.f. mks mk 001 100 001 bma frm 00000 xxyyy1 mfwcvt.xw.f. mks mk 001 100 001 bma frm 00001 xxyyy1 mfwcvt.w.hf. mks mk 001 001 010 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwcvt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 mfovtu.x.fw. mks mk 111 100 111 bma	micvt.dw.d.m	000000	0	1	0000	m	s1	111	md	0111111
mfwevtu.w.hf .m mks mk 001 001 010 bma frm 00000 xxyyy1 mfwevtu.dw.f mks mk 001 010 011 bma frm 00000 xxyyy1 mfwevt.dw.f mks mk 001 010 011 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwevt.w.hf. mks mk 001 100 001 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwevt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fo. mks mk 111 100 110 bma frm 00000	mfwcvtu.xw.f	mks	mk	001	100	001	bma	frm	00000	xxyyy11
miwevtu.w.nr .m 000000 0 1 0000 ms1 111 md 011111 mfwevtu.dw.f mks mk 001 010 011 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwevt.xw.f. mks mk 001 100 001 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwevt.w.hf. mks mk 001 001 010 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fw. mks mk 111 100 111 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111	.m	000000	0	1	0000	m	s1	111	md	0111111
mfwcvtu.dw.fm mks mk 001 010 011 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms¹ 111 md 011111 mfwcvt.xw.f. m mks mk 001 100 001 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms¹ 111 md 011111 mfwcvt.w.hf. m mks mk 001 010 010 bma frm 00001 xxyyy1 mfwcvt.dw.f. m mks mk 001 010 011 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms¹ 111 md 011111 mfncvtu.x.fw. m mks mk 110 100 110 bma frm 00000 xxyyy1 mfncvtu.x.fq. m mks mk 110 100 ms¹ 111 md <	mfwcvtu.w.hf	mks	mk	001	001	010	bma	frm	00000	xxyyy11
mrwcvtu.dw.r mk 000000 0 1 0000 mst 111 md 011111 mfwcvt.xw.f. mks mk 001 100 001 bma frm 00001 xxyyy1 m 000000 0 1 0000 mst 111 md 011111 mfwcvt.w.hf. mks mk 001 010 010 bma frm 00001 xxyyy1 mfwcvt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 mfncvtu.x.fw. mks mk 111 100 111 bma frm 00000 xxyyy1 mfncvtu.x.fq. mks mk 110 100 mst 111 md 011111 mfncvtu.x.fo. mks mk 101 100 mst 111 md 011111 mfncvtu.b.hf mks mk 101 100 mst 111 md	.m	000000	0	1	0000	m	s1	111	md	0111111
mfwcvt.xw.f. mks mk 001 100 001 bma frm 00001 xxyyy1 m 000000 0 1 0000 mst 111 md 011111 mfwcvt.w.hf. mks mk 001 001 010 bma frm 00001 xxyyy1 m 000000 0 1 0000 mst 111 md 011111 mfncvtu.x.fw. mks mk 111 100 111 bma frm 00001 xxyyy1 m 000000 0 1 0000 mst 111 md 011111 mfncvtu.x.fw. mks mk 110 100 mst 111 md 011111 mfncvtu.x.fq. mks mk 101 100 mst 111 md 011111 mfncvtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1	mfwcvtu.dw.f	mks	mk	001	010	011	bma	frm	00000	xxyyy11
mrwevt.xw.r. m 000000 0 1 0000 ms1 111 md 011111 mfwevt.w.hf. mks mk 001 001 010 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwevt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fw. mks mk 110 100 110 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 mfnevtu.hb.hf mks mk 110 001 111 bma frm 00000	.m	000000	0	1	0000	m	s1	111	md	0111111
mfwcvt.w.hf. mks mk 001 001 010 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfwcvt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fw. mks mk 110 100 110 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1	mfwcvt.xw.f.	mks	mk	001	100	001	bma	frm	00001	xxyyy11
m 000000 0 1 0000 ms1 111 md 011111 mfwcvt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fw. mks mk 111 100 111 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fq. mks mk 110 100 110 bma frm 00000 xxyyy1 mfncvtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 mfncvtu.b.hf mks mk 110 001 111 bma frm 00000 xxyyy1 mfncvtu.b.f. mks mk 101 010 111 bma frm 00000	m	000000	0	1	0000	m	s1	111	md	0111111
mfwcvt.dw.f. mks mk 001 010 011 bma frm 00001 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fw. mks mk 111 100 111 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fq. mks mk 101 100 101 bma frm 00000 xxyyy1 mfncvtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.hb.ff mks mk 110 001 111 bma frm 00000 xxyyy1 mfncvtu.hb.f. mks mk 101 010 111 bma frm 00000 </td <td>mfwcvt.w.hf.</td> <td>mks</td> <td>mk</td> <td>001</td> <td>001</td> <td>010</td> <td>bma</td> <td>frm</td> <td>00001</td> <td>xxyyy11</td>	mfwcvt.w.hf.	mks	mk	001	001	010	bma	frm	00001	xxyyy11
m 000000 0 1 0000 ms1 111 md 0111111 mfncvtu.x.fw. mks mk 111 100 111 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fq. mks mk 110 100 110 bma frm 00000 xxyyy1 mfncvtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 mfncvtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 mfncvtu.hb.f. mks mk 100 001 111 bma frm 00000 xxyyy1	m	000000	0	1	0000	m	s1	111	md	0111111
mfnevtu.x.fw. mks mk 111 100 111 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fq. mks mk 110 100 110 bma frm 00000 xxyyy1 mfnevtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	mfwcvt.dw.f.	mks	mk	001	010	011	bma	frm	00001	xxyyy11
mmrevtu.x.rw. m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fq. mks mk 110 100 110 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	m	000000	0	1	0000	m	s1	111	md	0111111
mfncvtu.x.fq. mks mk 110 100 110 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 mfncvtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	mfncvtu.x.fw.	mks	mk	111	100	111	bma	frm	00000	xxyyy11
minevtu.x.rq. m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 mfnevtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 .m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	m	000000	0	1	0000	m	s1	111	md	0111111
mfnevtu.x.fo. mks mk 101 100 101 bma frm 00000 xxyyy1 m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 .m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	mfncvtu.x.fq.	mks	mk	110	100	110	bma	frm	00000	xxyyy11
minevtu.x.ro. m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 .m 000000 0 1 0000 ms1 111 md 011111 mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	m	000000	0	1	0000	m	s1	111	md	0111111
mfncvtu.hb.hf mks mk 110 001 111 bma frm 00000 xxyyy1 .m 000000 0 1 0000 ms1 111 md 011111 mfncvtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	mfncvtu.x.fo.	mks	mk	101	100	101	bma	frm	00000	xxyyy11
minevtu.no.ni .m 000000 0 1 0000 ms1 111 md 0111111 mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	m	000000	0	1	0000	m	s1	111	md	0111111
mfnevtu.hb.f. mks mk 101 010 111 bma frm 00000 xxyyy1	mfncvtu.hb.hf	mks	mk	110	001	111	bma	frm	00000	xxyyy11
mīncvtu.nb.ī.	.m	000000	0	1	0000	m	s1	111	md	0111111
m 000000 0 1 00001 1111 011111	mfncvtu.hb.f.	mks	mk	101	010	111	bma	frm	00000	xxyyy11
m 000000 0 1 0000 ms1 111 md 0111111	m	000000	0	1	0000	m	s1	111	md	0111111
mfnevtu.b.hf. mks mk 111 001 000 bma frm 00000 xxyyy1	mfncvtu.b.hf.	mks	mk	111	001	000	bma	frm	00000	xxyyy11
m 000000 0 1 0000 ms1 111 md 011111	m	000000	0	1	0000	m	s1	111	md	0111111

mfncvtu.b.f.m	mks	mk	110	010	000	bma	frm	00000	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvtu.h.f.m	mks	mk	111	010	001	bma	frm	00000	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvtu.w.d.	mks	mk	111	011	010	bma	frm	00000	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.x.fw.	mks	mk	111	100	111	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.x.fq.m	mks	mk	110	100	110	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.x.fo.m	mks	mk	101	100	101	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.hb.hf.	mks	mk	110	001	111	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.hb.f.m	mks	mk	101	010	111	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.b.hf.m	mks	mk	111	001	000	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.b.f.m	mks	mk	110	010	000	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.h.f.m	mks	mk	111	010	001	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111
mfncvt.w.d.m	mks	mk	111	011	010	bma	frm	00001	xxyyy11
	000000	0	1	0000	ms1		111	md	0111111