{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":739559007,"defaultBranch":"main","name":"riscv-cheri","ownerLogin":"riscv","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2024-01-05T21:33:43.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/10872782?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1724146783.0","currentOid":""},"activityList":{"items":[{"before":"929ceab2d95683b9b2e45aaf7bc3d2257f6d9c00","after":"7ce423345faa68909df2d1a868b571040983f21b","ref":"refs/heads/main","pushedAt":"2024-09-10T17:04:51.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Add stateen bit for TID CSRs","shortMessageHtmlLink":"Add stateen bit for TID CSRs"}},{"before":"cf788fdd615e875678f869589dad5a1f4cce0b33","after":"929ceab2d95683b9b2e45aaf7bc3d2257f6d9c00","ref":"refs/heads/main","pushedAt":"2024-09-10T15:48:04.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Allow XLEN writes to new CSRs in Zcherihybrid (#354)\n\nRemove outdated requirement preventing XLEN writes to new CHERI CSRs\r\nadded in Zcherihybrid: dddc, ddc, mtdc, stdc, vstdc. Changed such that, on\r\nnew CSRs, CSRRW always does CLEN access and everything else\r\n(CSRRWI, CSRRS, CSRRC, etc) does CLEN read and XLEN write.\r\n\r\nFixes #352\r\n\r\n---------\r\n\r\nSigned-off-by: Andres Amaya Garcia <andres.amaya@codasip.com>\r\nCo-authored-by: Jessica Clarke <jrtc27@jrtc27.com>","shortMessageHtmlLink":"Allow XLEN writes to new CSRs in Zcherihybrid (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2510323385\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/354\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/354/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/354\">#354</a>)"}},{"before":"9b054229514d67cc0f7227f9bf2692803d95b8a2","after":"cf788fdd615e875678f869589dad5a1f4cce0b33","ref":"refs/heads/main","pushedAt":"2024-09-10T08:31:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Allow alternative capability encodings (#357)\n\nAllow implementations supporting CHERI RISC-V to use alternative\r\ncapability encodings that provide most key features, such as bounds and\r\npermissions, but may change, for example, the granularity of bounds or\r\noffer additional features. Also, allow the `sentry` instruction to\r\nbecome an illegal when using alternative capability encodings that do\r\nnot provide ambient sealing permission.\r\n\r\nThe paragraph allowing alternative encodings is largely inspired from\r\nthe paragraph in the RISC-V Privileged Specification that allows\r\nalternative privileged ISA designs.\r\n\r\nFix #324\r\n\r\n---------\r\n\r\nSigned-off-by: Andres Amaya Garcia <andres.amaya@codasip.com>\r\nCo-authored-by: Tariq Kurd <tariqandlaura@gmail.com>","shortMessageHtmlLink":"Allow alternative capability encodings (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2514148589\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/357\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/357/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/357\">#357</a>)"}},{"before":"4f9af05d853324a661939ceb557bbd12a20f711f","after":"9b054229514d67cc0f7227f9bf2692803d95b8a2","ref":"refs/heads/main","pushedAt":"2024-09-09T19:37:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Avoid duplication in the HLV.C description","shortMessageHtmlLink":"Avoid duplication in the HLV.C description"}},{"before":"2193a3bff22c731e141bef14fc6730e9b189dcfb","after":"4f9af05d853324a661939ceb557bbd12a20f711f","ref":"refs/heads/main","pushedAt":"2024-09-05T18:48:39.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Use attributes in headings\n\nThis appears to work with the latest asciidoc and avoid duplication.","shortMessageHtmlLink":"Use attributes in headings"}},{"before":"d63f4b5693269e136fad7f3d94459dad87425c9e","after":"2193a3bff22c731e141bef14fc6730e9b189dcfb","ref":"refs/heads/main","pushedAt":"2024-09-05T15:46:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Remove H extension from TODO list\n\nWe have merged https://github.com/riscv/riscv-cheri/pull/236","shortMessageHtmlLink":"Remove H extension from TODO list"}},{"before":"6fa36473bffbd261eba1978e5500ec7d52760369","after":"d63f4b5693269e136fad7f3d94459dad87425c9e","ref":"refs/heads/main","pushedAt":"2024-08-29T11:40:52.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Add GCMODE instruction (#350)\n\nAdd GCMODE instruction that decodes the mode from an arbitrary\r\ncapability in an *x* register and writes the value to another *x*\r\nregister.\r\n\r\nGCMODE allows inspecting a capability's CHERI execution mode without the\r\nneed for software to \"manually\" decode the capability's metadata using\r\n`gchi`.\r\n\r\nFixes #302.","shortMessageHtmlLink":"Add GCMODE instruction (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2492169763\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/350\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/350/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/350\">#350</a>)"}},{"before":"18ee51223442db02f1080869274a5847032b56b0","after":"6fa36473bffbd261eba1978e5500ec7d52760369","ref":"refs/heads/main","pushedAt":"2024-08-23T19:34:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Update instructions CSV after latest commit\n\nThis should have been in the previous commit but I forgot to include it.","shortMessageHtmlLink":"Update instructions CSV after latest commit"}},{"before":"bbd2d1649e272c05e278a88e89d57079468223f3","after":"18ee51223442db02f1080869274a5847032b56b0","ref":"refs/heads/main","pushedAt":"2024-08-23T19:33:05.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Introduce GCTYPE to obtain the capability type (#337)\n\nWhile the base CHERI specification only has unsealed capabilities and\r\none type of sentry capability, other extensions (e.g. CherIoT) that will\r\nbuild upon the base CHERI-RISC-V standard have additional types of\r\ncapabilities. Defining the specification in terms of object types\r\ninstead of just having unsealed and sentry is one important step towards\r\nallowing CherIoT to be a RV32E extension on top of the base standard.\r\n\r\nSee https://lists.riscv.org/g/tech-tg-cheri/message/6","shortMessageHtmlLink":"Introduce GCTYPE to obtain the capability type (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2442944691\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/337\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/337/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/337\">#337</a>)"}},{"before":"561372fedde568ec80b464e489d31eb0d2d4dcab","after":"bbd2d1649e272c05e278a88e89d57079468223f3","ref":"refs/heads/main","pushedAt":"2024-08-23T08:03:37.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Delete incorrect note in atomic store operation (#348)\n\nThis dates back to the initial commit and there are currently no plans\r\nto change this behaviour.","shortMessageHtmlLink":"Delete incorrect note in atomic store operation (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2481853471\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/348\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/348/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/348\">#348</a>)"}},{"before":"476d0ddcc55ed5d51539ac6fbec318610e2b6690","after":"561372fedde568ec80b464e489d31eb0d2d4dcab","ref":"refs/heads/main","pushedAt":"2024-08-22T21:46:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Clarify sealed mepcc behaviour (#347)\n\nFixes https://github.com/riscv/riscv-cheri/issues/344\r\n\r\nCo-authored-by: Tariq Kurd <tariq.kurd@codasip.com>","shortMessageHtmlLink":"Clarify sealed mepcc behaviour (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2478036542\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/347\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/347/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/347\">#347</a>)"}},{"before":"b95ab8831d335de518b355527873478c19e3f2a2","after":"476d0ddcc55ed5d51539ac6fbec318610e2b6690","ref":"refs/heads/main","pushedAt":"2024-08-22T21:43:25.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Introduce a Load Mutable permission (#212)\n\nThis permission exists in Morello and CHERIoT and is useful for sharing a\r\nrecursively read-only version of a data structure:\r\nany capability loaded via an authority without Load Mutable permission will\r\nhave the Write and Load Mutable permissions cleared.\r\n\r\nWhile it may look like this new feature limits forwarding of capability\r\nloads, the resulting transformation can be deferred until inspection and\r\nthus allows forwarding a single \"must clear LM+W permission\" bit.\r\n\r\nCompared to CHERIoT and Morello, the 32-bit encoding format introduces one\r\nadditional restriction to allow for future extensibility: `ACPERM` clearing\r\n`LM` also clears the `W` permission. This restriction does not apply to\r\nthe 64-bit encoding.\r\n\r\nCo-authored-by: Lawrence Esswood <lesswood@google.com>\r\nCo-authored-by: Andrés Amaya Garcia <andres.amaya@codasip.com>","shortMessageHtmlLink":"Introduce a Load Mutable permission (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2255483405\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/212\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/212/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/212\">#212</a>)"}},{"before":"127295273102dacbe906fc649114f32c5c0d264e","after":"b95ab8831d335de518b355527873478c19e3f2a2","ref":"refs/heads/main","pushedAt":"2024-08-21T14:21:57.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Hypervisor extension integration (#236)\n\nIntegrate CHERI RISC-V with the Hypervisor (H) extension. CHERI is generally\r\northogonal to hypervisor, so most of the changes here are limited to\r\nextending the hypervisor-related address CSRs to capability size, adding\r\nenable bits and taking care of XLEN configurations.\r\n\r\n---------\r\n\r\nSigned-off-by: Andres Amaya Garcia <andres.amaya@codasip.com>\r\nCo-authored-by: Tariq Kurd <tariqandlaura@gmail.com>","shortMessageHtmlLink":"Hypervisor extension integration (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2280644597\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/236\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/236/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/236\">#236</a>)"}},{"before":"d608ead45a83a09d65700725ca2a5adfd86e10f8","after":null,"ref":"refs/heads/h-integration","pushedAt":"2024-08-20T09:39:43.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"}},{"before":"3bacb04f98630c711df90cfe0ea32ac8fffcbfbb","after":null,"ref":"refs/heads/observe_M_bit","pushedAt":"2024-08-20T09:39:37.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"}},{"before":null,"after":"d608ead45a83a09d65700725ca2a5adfd86e10f8","ref":"refs/heads/h-integration","pushedAt":"2024-08-20T09:36:35.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Put H insts and CSRs into GDrive spreadsheet","shortMessageHtmlLink":"Put H insts and CSRs into GDrive spreadsheet"}},{"before":"e9e838eb2e707c3ecc4ab4b0afba9885e2164dc9","after":"127295273102dacbe906fc649114f32c5c0d264e","ref":"refs/heads/main","pushedAt":"2024-08-20T08:34:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Miscellaneous wording and typo fixes (#346)\n\nNo spec changes. Only miscellaneous fixes for wording, cross references\r\nand removal of outdated text across the spec. These changes were\r\noriginally at https://github.com/riscv/riscv-cheri/pull/236, but I split\r\nthem out to keep the history organized.\r\n\r\n---------\r\n\r\nSigned-off-by: Andres Amaya Garcia <andres.amaya@codasip.com>\r\nCo-authored-by: Alexander Richardson <mail@alexrichardson.me>","shortMessageHtmlLink":"Miscellaneous wording and typo fixes (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2475014191\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/346\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/346/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/346\">#346</a>)"}},{"before":"967fd54ab93aa1b9d1327c2effd4b35267893ec8","after":"e9e838eb2e707c3ecc4ab4b0afba9885e2164dc9","ref":"refs/heads/main","pushedAt":"2024-08-19T21:48:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Clarify legalisation of dpcc (#345)\n\ndpcc has the same legalisation rules as mepcc\r\n\r\nResolves #343\r\n\r\nCo-authored-by: Tom Aird <thomas.aird@codasip.com>","shortMessageHtmlLink":"Clarify legalisation of dpcc (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2473397316\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/345\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/345/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/345\">#345</a>)"}},{"before":"8b1b3b900222b08c16d59e51bb43337b9cf0c548","after":"967fd54ab93aa1b9d1327c2effd4b35267893ec8","ref":"refs/heads/main","pushedAt":"2024-08-01T17:11:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"hybrid: fix a sentence that uses the old definition of M (#336)\n\nInteger pointer mode is now M = 1. Fix a sentence that hasn't been\r\nconverted to the new definition of the M bit.\r\n\r\nSigned-off-by: Martin Kaiser <martin@kaiser.cx>","shortMessageHtmlLink":"hybrid: fix a sentence that uses the old definition of M (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2442423527\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/336\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/336/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/336\">#336</a>)"}},{"before":"9d0b3565b53250f7ab770f61a86de5e3e756618a","after":"8b1b3b900222b08c16d59e51bb43337b9cf0c548","ref":"refs/heads/main","pushedAt":"2024-07-30T09:19:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Make CRE not a WARL field (#332)\n\nChange the CRE bits so they are always writable, but the effective CRE\r\ndepends on multiple values. This is significantly simpler to specify,\r\navoids an entire cross-CSR WARL field (WARL fields are a pain), and\r\nremoves some undefined behaviour (do the bits retain their values when\r\nthey are read-only zero).\r\n\r\nFixes #331\r\n\r\nNote, I deleted the text about SXLEN/UXLEN. Those didn't seem fully\r\nspecified tbh, but I'll need to add them back somehow.\r\n\r\n---------\r\n\r\nSigned-off-by: Tariq Kurd <tariq.kurd@codasip.com>\r\nSigned-off-by: Tim Hutt <timothy.hutt@codasip.com>\r\nCo-authored-by: Tariq Kurd <tariq.kurd@codasip.com>\r\nCo-authored-by: Alexander Richardson <mail@alexrichardson.me>\r\nCo-authored-by: Andres Amaya Garcia <andres.amaya@codasip.com>","shortMessageHtmlLink":"Make CRE not a WARL field (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2425622800\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/332\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/332/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/332\">#332</a>)"}},{"before":"556ca891b8918660878ab6a47bc8f42dc3aada14","after":"9d0b3565b53250f7ab770f61a86de5e3e756618a","ref":"refs/heads/main","pushedAt":"2024-07-29T13:42:02.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Reword the ASR description to clarify Zstid register behaviour. (#335)\n\nThe thread id registers introduced in Zstid differ in behaviour with\r\nother registers in that they have different behaviour for reads than\r\nwrites, and the utidc register is treated as privileged for the purposes\r\nof ASR checking. Try and clarify this more.\r\n\r\n---------\r\n\r\nCo-authored-by: Andrés Amaya Garcia <andres.amaya@codasip.com>","shortMessageHtmlLink":"Reword the ASR description to clarify Zstid register behaviour. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2430186044\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/335\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/335/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/335\">#335</a>)"}},{"before":"34300f3c8836e8b04ac31dbb539d79ff8f9b55b2","after":"556ca891b8918660878ab6a47bc8f42dc3aada14","ref":"refs/heads/main","pushedAt":"2024-07-17T13:10:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Fix typo. (#330)\n\nFix small typo in the vector range check description for the csr action\r\ntable.","shortMessageHtmlLink":"Fix typo. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2413284423\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/330\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/330/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/330\">#330</a>)"}},{"before":"8efcbf96a72806c07f79dc86baf6fba1d74e0216","after":"34300f3c8836e8b04ac31dbb539d79ff8f9b55b2","ref":"refs/heads/main","pushedAt":"2024-07-16T11:28:20.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Clarified the \"malformed capabilities\" definition (#320)\n\nThis attempts to address #310 by clarifying the definition of \"malformed\r\ncapabilities\". The relationship between valid capabilities and malformed\r\ncapabilities is now separately mentioned as what CHERI instructions\r\ncheck and enforce.","shortMessageHtmlLink":"Clarified the \"malformed capabilities\" definition (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2399680314\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/320\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/320/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/320\">#320</a>)"}},{"before":"9c58d5c89c40b44f46899b87fabf81f8e1983f56","after":"8efcbf96a72806c07f79dc86baf6fba1d74e0216","ref":"refs/heads/main","pushedAt":"2024-07-16T11:16:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tariqkurd-repo","name":"Tariq Kurd","path":"/tariqkurd-repo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/59061376?s=80&v=4"},"commit":{"message":"bump version to 0.8.3 (#329)","shortMessageHtmlLink":"bump version to 0.8.3 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2410882342\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/329\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/329/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/329\">#329</a>)"}},{"before":"a9f25aef3b3c183c8fb16b8eae581109b0dd730d","after":"9c58d5c89c40b44f46899b87fabf81f8e1983f56","ref":"refs/heads/main","pushedAt":"2024-07-16T10:52:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tariqkurd-repo","name":"Tariq Kurd","path":"/tariqkurd-repo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/59061376?s=80&v=4"},"commit":{"message":"fix invalid address handling definition to cover all bytes in the range (#327)\n\nfixes https://github.com/riscv/riscv-cheri/issues/326","shortMessageHtmlLink":"fix invalid address handling definition to cover all bytes in the ran…"}},{"before":"ffd9d11bcd6eb7bbcbe51ada00cd4995b98b4f79","after":"a9f25aef3b3c183c8fb16b8eae581109b0dd730d","ref":"refs/heads/main","pushedAt":"2024-07-16T10:52:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tariqkurd-repo","name":"Tariq Kurd","path":"/tariqkurd-repo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/59061376?s=80&v=4"},"commit":{"message":"ACPERM clears tag if reserved bits are set (#328)\n\nfixes https://github.com/riscv/riscv-cheri/issues/323","shortMessageHtmlLink":"ACPERM clears tag if reserved bits are set (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2410754604\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/328\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/328/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/328\">#328</a>)"}},{"before":"8f252ca613a52b74f934c0537e53aa74687711ac","after":"ffd9d11bcd6eb7bbcbe51ada00cd4995b98b4f79","ref":"refs/heads/main","pushedAt":"2024-07-10T13:40:48.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Make prefetch.i use pcc instead of ddc in integer mode (#319)\n\nFixes #318","shortMessageHtmlLink":"Make prefetch.i use pcc instead of ddc in integer mode (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2398407228\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/319\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/319/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/319\">#319</a>)"}},{"before":"889c85e6ffbf0f06c4667a52f263d6f95ad29659","after":"8f252ca613a52b74f934c0537e53aa74687711ac","ref":"refs/heads/main","pushedAt":"2024-07-08T18:32:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"arichardson","name":"Alexander Richardson","path":"/arichardson","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4019307?s=80&v=4"},"commit":{"message":"Clarify how the current mode can be observed (#314)\n\nSee https://github.com/riscv/riscv-cheri/issues/302\r\nThis does not add a new instruction to read the mode from arbitrary\r\ncapabilities but does add a suggested sequence to observe the effective\r\nmode of the current PCC.\r\n\r\nCo-authored-by: Andrés Amaya Garcia <andres.amaya@codasip.com>","shortMessageHtmlLink":"Clarify how the current mode can be observed (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2392203118\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/314\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/314/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/314\">#314</a>)"}},{"before":"7c9319ea493afc68858706d1c2531240d8cfb411","after":"889c85e6ffbf0f06c4667a52f263d6f95ad29659","ref":"refs/heads/main","pushedAt":"2024-07-08T16:07:14.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"clarify when prefetches don't prefetch (#315)\n\nthe malformed cases were missing, and also the cases should be\r\nsymmetrical between it mode / cap mode which wasn't clear before\r\nfixes https://github.com/riscv/riscv-cheri/issues/312\r\n\r\n---------\r\n\r\nCo-authored-by: Andrés Amaya Garcia <andres.amaya@codasip.com>","shortMessageHtmlLink":"clarify when prefetches don't prefetch (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2392361640\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv/riscv-cheri/issues/315\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv/riscv-cheri/pull/315/hovercard\" href=\"https://github.com/riscv/riscv-cheri/pull/315\">#315</a>)"}},{"before":null,"after":"3bacb04f98630c711df90cfe0ea32ac8fffcbfbb","ref":"refs/heads/observe_M_bit","pushedAt":"2024-07-08T13:19:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"andresag01","name":"Andres Amaya Garcia","path":"/andresag01","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3746901?s=80&v=4"},"commit":{"message":"Clarify effective mode vs pcc m-bit","shortMessageHtmlLink":"Clarify effective mode vs pcc m-bit"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEslNOBAA","startCursor":null,"endCursor":null}},"title":"Activity · riscv/riscv-cheri"}