



RISC-V SMBIOS Specification

Abner Chang <abner.chang@hpe.com>, **Hewlett Packard Enterprise (HPE)**

Version 0.1, 3/2019: This document is in development. Assume everything can change. See <http://riscv.org/spec-state> for details.

Table of Contents

Preamble	1
Copyright and license information	2
Contributors	3
Change Log	4
RISC-V Processor SMBIOS Tables	5
1. RISC-V SMBIOS Type 4 Processor Information	6
1.1. Offset 06h Processor Family	6
1.2. Offset 08h Processor ID	6
1.3. Offset 26h Processor Characteristics	6
1.4. Offset 28h Processor Family 2	6
2. RISC-V SMBIOS Type 44 Processor Additional Information	8
2.1. Standard Processor Additional Information (Type 44) structure	8
2.2. Standard Processor-specific Block Structure	9
2.3. RISC-V Processor-specific Block Structure	9
2.3.1. RISC-V Processor-specific Data Structure (follows Processor-specific Block Structure above)	10
2.4. Encoding of RISC-V Native Base Integer ISA Width	15
Bibliography	16

Preamble



This document is in the [Development state](#)

Assume everything can change. This draft specification will change before being accepted as standard, so implementations made to this draft specification will likely not conform to the future standard.

Copyright and license information

This specification is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at creativecommons.org/licenses/by/4.0/.

Copyright 2022 by RISC-V International.

Contributors

Abner Chang <abner.chang@hpe.com>, Hewlett Packard Enterprise (HPE)

Gilbert Chen <gilbert.chen@hpe.com>, Hewlett Packard Enterprise (HPE)

Change Log

Date	Version	Description
2019/3/18	v1.0	The initial version

RISC-V Processor SMBIOS Tables

Chapter 1. RISC-V SMBIOS Type 4 Processor Information

The information in SMBIOS Type 4 defines the attributes of a single RISC-V processor. Below fields in SMBIOS Type 4 contain RISC-V processor-specific information which is introduced in SMBIOS v3.3.0. All other fields SMBIOS Type 4 are built depends on RISC-V capability accordingly.

1.1. Offset 06h Processor Family

RISC-V processor is cataloged into three families. Due to the width of this field is in 8-bit length which can't fit RISC-V processor family value, RISC-V processor family is declared in **offset 28h Processor Family 2** with **offset 06h Processor Family** set to FEh according to SMBIOS spec.

1.2. Offset 08h Processor ID

For RISC-V class CPUs, the processor ID contains a QWORD Machine **Vendor ID CSR (mvendorid)** of RISC-V processor hart 0. More information of RISC-V class CPU feature is described in RISC-V processor additional information (SMBIOS Type 44)

1.3. Offset 26h Processor Characteristics

Processor Characteristics is set according to RISC-V processor capability accordingly. - Both Bit 2 and Bit 8 must be 0 if RISC-V processor only support RV32. - Bit 2 set to 1 if RISC-V processor supports RV64. - Bit 8 set to 1 if RISC-V processor supports RV128.

WORD Bit Position	Meaning if Set
Bit 0	Reserved
Bit 1	Unknown
Bit 2	64-bit Capable
Bit 3	Multi-Core
Bit 4	Hardware Thread
Bit 5	Execute Protection
Bit 6	Enhanced Virtualization
Bit 7	Power/Performance Control
Bit 8	128-bit Capable
Bit 9:15	Reserved

1.4. Offset 28h Processor Family 2

RISC-V processor family is declared in this field with **offset 06h Processor Family** set to FEh.

Hex Value	Decimal Value	Meaning
200h	512	RISC-V RV32
201h	513	RISC-V RV64
202h	514	RISC-V RV128

Chapter 2. RISC-V SMBIOS Type 44 Processor Additional Information

The information in this structure defines the processor additional information in case SMBIOS type 4 is not sufficient to describe processor characteristics. The SMBIOS type 44 record has a reference handle field to link back to the related SMBIOS type 4 record. There may be one or multiple SMBIOS type 44 records linked to the same SMBIOS type 4. For example, where the SMBIOS type 44 records describe each core specific information in a processor. SMBIOS type 44 defines the standard header for the processor-specific block (see section 7.45.1), while the content of processor-specific data is maintained by processor architecture workgroups or vendors in a separate document (see 7.45.2).

2.1. Standard Processor Additional Information (Type 44) structure

Below is the standard header of SMBIOS type 44 defined in SMBIOS spec v3.3.0, the total length of entire SMBIOS type 44 is indicated in **offset 01h** and the value must be less than or equal to 255 in bytes according to section 6.1.2 in [SMBIOS spec 3.2.0 spec](#).

Offset	Name	Length	Value	Description
00h	Type	BYTE	44	Processor Additional Information.
01h	Length	BYTE	4+Y	Length of the structure. Y is the length of Processor-specific Block specified at offset 06h.
02h	Handle	WORD	Varies	Handle, or instance number, associated with th structure.
04h	Referenced Handle	WORD	Varies	Handle, or instance number, associated with the processor (SMBIOS type 4) which the processor additional information describes.

Offset	Name	Length	Value	Description
06h	Processor-specific Block	Varies (Y)	Varies	Processor-specific block. (See below section)

2.2. Standard Processor-specific Block Structure

Processor-specific block is the standard header of processor-specific data as defined in SMBIOS section 7.45.1.

Offset	Name	Length	Value	Description
00h	Revision	WORD	Varies	Bit 15:8 Major revision Bit 7:0 Minor revision
02h	Structure Length	BYTE	N	Length of Processor-specific Data
03h	Processor-specific Data	N BYTEs	Varies	Processor-specific Data

2.3. RISC-V Processor-specific Block Structure

RISC-V processor-specific additional information is constructed by RISC-V boot loader such as uboot, coreboot, UEFI edk2 firmware, etc. SMBIOS Type 44 is referred by RISC-V software for recognizing RISC-V hart capability. RISC-V SMBIOS Type 44 Processor-specific Block is version controlled which use major and minor versioning in 16-bit value at **offset 0**. The new fields must be added to the end of this table for the backward compatible.

Offset	Additional Info. Version	Name	Length	Value	Description
00h	000Ah (v0.10)	Revision of RISC-V Processor-specific Block Structure	WORD	Varies	Bit 15:8 Major revision Bit 7:0 Minor revision The newer revision of RISC-V Processor-specific Block Structure is backward compatible with older version of this structure.
02h	000Ah (v0.10)	Structure Length	Byte	110	Length of Processor-specific Data

2.3.1. RISC-V Processor-specific Data Structure (follows Processor-specific Block Structure above)

Offset	Additional Info. Version	Name	Length	Value	Description
03h	000Ah (v0.10)	Hart ID	DQWORD	Varies	The ID of this RISC-V Hart
13h	000Ah (v0.10)	Boot Hart	BYTE	Boolean	1: This is boot hart to boot system 0: This is not the boot hart
14h	000Ah (v0.10)	Machine Vendor ID	DQWORD	Varies	The vendor ID of this RISC-V Hart

Offset	Additional Info. Version	Name	Length	Value	Description
24h	000Ah (v0.10)	Machine Architecture ID	DQWORD	Varies	Base microarchitecture of the hart. Value of 0 is possible to indicate the field is not implemented. The combination of Machine Architecture ID and Machine Vendor ID should uniquely identify the type of hart microarchitecture that is implemented.
34h	000Ah (v0.10)	Machine Implementation ID	DQWORD	Varies	Unique encoding of the version of the processor implementation. Value of 0 is possible to indicate the field is not implemented. The Implementation value should reflect the design of the RISC-V Hart.

Offset	Additional Info. Version	Name	Length	Value	Description
44h	000Ah (v0.10)	Instruction set supported	DWORD	Bit-field	Bits [25:0] encodes the presence of RISC-V standard extensions, which is equivalent to bits [25:0] in RISC-V Machine ISA Register (misa CSR). Bits set to one mean the certain extensions of instruction set are supported on this hart.
48h	000Ah (v0.10)	Privilege Level Supported	BYTE	Varies	The privilege levels supported by this RISC-V Hart. Bit 0 Machine Mode BIT 1 Reserved BIT 2 Supervisor Mode Bit 3 User Mode BIT 6:4 Reserved BIT 7 Debug Mode

Offset	Additional Info. Version	Name	Length	Value	Description
49H	000Ah (v0.10)	Machine Exception Trap Delegation Information	DQWORD	Varies	Bit set to one means the corresponding exception is delegated to supervisor execution environment. Otherwise, supervisor execution environment must register the event handler in Machine-Mode for the certain exceptions through environment call.

Offset	Additional Info. Version	Name	Length	Value	Description
59H	000Ah (v0.10)	Machine Interrupt Trap Delegation Information	DQWORD	Varies	Bit set to one means the corresponding interrupt is delegated to supervisor execution environment. Otherwise, supervisor execution environment must register the event handler in Machine-Mode for the certain interrupts through environment.
69h	000Ah (v0.10)	The register width (XLEN)	BYTE	ENUM	The width of register supported by this RISC-V Hart
6Ah	000Ah (v0.10)	Machine Mode native base integer ISA width (M-XLEN)	BYTE	ENUM	The width (See below) of Machine Mode native base integer ISA supported by this RISC-V Hart
6Bh	000Ah (v0.10)	Reserved	BYTE	ENUM	Placeholder for Hypervisor Mode

Offset	Additional Info. Version	Name	Length	Value	Description
6Ch	000Ah (v0.10)	Supervisor Mode native base integer ISA width (S-XLEN)	BYTE	ENUM	The width (See below) of Supervisor Mode native base integer ISA supported by this RISC-V Hart
6Dh	0000Ah (v0.10)	User Mode native base integer ISA width (U-XLEN)	BYTE	ENUM	The width (See below) of the User Mode native base integer ISA supported by this RISC-V Hart

2.4. Encoding of RISC-V Native Base Integer ISA Width

Byte Value	Meaning
00h	Unsupported
01h	32-bit
02h	64-bit
03h	128-bit

Bibliography