

Lecture 1



Date 15/07/19
Page _____

Monday

Introduction to Computer Architecture and Organization.

Computer Architecture

- ① A Bit higher level
- ② Programmer view
(i.e. Programmer has to be aware of which instruction set used)
- ③ Logical components (Instruction set, Addressing modes, Data types, Cache Optimization)
- ④ What to do? (Instruction set)

Computer Organization

- ① Often called microarchitecture (low level)
- ② Transparent from programmer (ex. a programmer does not worry much how addition is implemented in hardware)
- ③ Physical components (circuit design, Address, Signals, Peripherals)
- ④ How to do? (Implementation of the architecture)

- * The architecture indicates its hardware whereas the organization reveals its performance.
- * for designing a computer, its architecture is fixed first and then its organization is decided.

Architecture → ① interface between hardware and software

② Abstract model and is programmer's view in terms of instructions, addressing modes and registers.

- ③ Describe what computer does
- ④ While describing computer system architecture is considered first.
- ⑤ It deals with high level design issues

e.g. is there a multiplication instruction?

Organization → ① deals with components of connection in a system.

② enforces the realization of architecture.

- (3) describes how computer does a task.
 - (4) organization is done on the basis of architecture.
 - (5) deals with low level design issues.
- e.g. Is there a multiplication unit or is it done by repeated addition?

Evolution of Computer from 1st Generation to Pentium and Power PC:

↳ ENIAC was the first computer system designed in the 1940s.

1st Generation:

Size large with 18,000 buzzing electronic switches called **vacuum tubes**.

Second Generation:

In 1947, **transistors**, which were the function the size of the vacuum tubes and consumed less power, but still the complex circuits were not very to handle.

Third Generation:

In 1958, **Integrated Circuits**, small size


Fourth Generation:

MicroProcessor e.g. i7, Dual Core, Pentium IV etc.

Fifth Generation:

AI (Artificial Intelligence) Based e.g. Alexa.

Basic Components of Computer:




Arithmetic Logic Unit
Control Unit

RAM
ROM

Floppy Disk,
Hard Disk

VON-NEUMAN ARCHITECTURE

Today's Computer Based on Von-Neumann Architecture.



- * John-Von Neuman in 1945.
- * This Computer Architecture design consist of Control Unit (CU), Arithmetic Logic Unit (ALU), Registers, Main Memory and Secondary Storage and Inputs/Outputs.

Input Units → Computer accepts coded information through input unit by user. It is used to give computer important info. e.g. Keyboard, Mouse etc.

Output Units → The output sends the processed results to the user e.g. On monitor, printer etc.

CPU (Control Processing Unit) → Together interpret and execute instructions in assembly language.

1. CPU transfers information (instructions) and input data from main memory to registers i.e. internal memory.
2. The CPU execute the program in the stored sequence.
3. When necessary, CPU transfers output data from registers to main memory.

- * CPU → brain of computer.
 - ↓
TC Microprocessor
- * ALU → contains the electronic circuitry that executes all arithmetic and logical operations on the available data.
ALU uses registers to hold the data that is being processed.
Used to calculate arithmetic (add, sub, mul & div) and logical ($>$, $<$, $+$, AND, OR, etc) operations.
- * Registers → High speed temporary memory unit.
 - Are not addressed by their address, but directly accessed and manipulated by the CPU during execution.
 - Used for memory allocation, to store data.
- * CU → It organises the flow of data and instructions.
 - To fetch the instruction stored in the devices involved in it and acc. generate control signals.

Microprocessor → PCB (Printed Circuit Board) used in calculator, digital system etc.

- * Memory Unit → It holds data and instructions.
 - ↓
Primary Secondary
 - ↓
Used to store data and instructions permanently e.g. hard disk, CDs, DVDs, etc.
 - ↓
Store data and instructions during execution
 - ↓
RAM ROM

RAM (Random Access Memory) : volatile memory. It provides temporary storage for data and instructions. It directly provides the required information to the processor.

- (1) Static RAM
- (2) Dynamic RAM

ROM (Read - Only Memory) : It is used for storing standard (non-volatile) programs that permanently reside in the computer. It can only read not written.

- (1) Programmable ROM (PROM)
- (2) Erasable Programmable ROM (EPROM).
- (3) Electrically Erasable Programmable ROM (EEPROM).

There are two types of computers:

1. Fixed Program Computer → These function is very specific and they cannot or could not be programmed.
e.g. Calculator
2. Stored Program Computer → These can be programmed to carry out many diff. task, application are stored on them. that is why they are named so.

Types of Registers:


1. MBR (Memory Buffer Registers) : It holds the data that is being transferred to and from memory.
It uses in Input/Output of Data.
→ data (Address) → fed to MAR and give data.
2. MAR (Memory Address Registers) : It holds the memory location of the data that needs to be accessed.
3. Accumulator (AC) : where intermediate (Temporary) results are stored.
Arithmetic & logical results are stored.

Tuesday

4. Programme Counter → It contains the address of next instruction to be executed.

Lecture - 2

BUSES



Buses are the means by which data is transmitted from one part of the computer to another, connecting all major internal components to the CPU and memory.

1. Address Bus carries the address of the data between Processor and memory.
2. Data Bus carries the data between the processor, memory unit and Input/Output devices.
3. Control Bus carries the control signals/ commands from the CPU in order to control and coordinate all the activities within the computer.

Firsov's Classification of Computers:

INSTRUCTION STREAM


DATA STREAM

INSTRUCTION STREAM DATA STREAM


1. Instruction Stream: It is the sequence of instructions read from memory, constitutes an instruction stream.
2. Data Stream: Its operation perform on data in the processor, constitutes a data stream.

SISD	SIMD	MISD	MIMD
(Single Instruction Single Data)	(Single Instruction Multiple Data)	(Multiple Instruction Single Data)	(Multiple Instructions Multiple Data)

1. SISD: A single Processor Computer (uni-processor) in which single stream of instruction is generated from program.





2. SIMD: It stands for single instruction stream, multiple data stream. Each instruction is executed on a diff. set data, with diff. processor.
- e.g. Array Processing Machines
 $(n \times m)$



3. MISD: → Each Processor executes on diff. sequence of instructions.
→ In case of MISD computers, multiple processing units operate on one single data stream.
→ Practically, this kind of organisation have never been used.

4. MIMD :- → Each Processor has a separate program.
 → Each Instruction Operates on diff. data.
 e.g. Multicomputer, Multicomputers.
 Data In Processor Executes
 * Used In Modern Computers.



17/07/19

LECTURE - 3

Wednesday

Types of Actions Performed by Instruction :-


1. PROCESSOR - MEMORY :- Transfer data from Processor to Memory or vice versa.
2. PROCESSOR - I/O :- I/O to CPU to I/O, Data transfer from Input device to CPU or from CPU to Output devices.

3. Data Processing : At ALU with help of Instructions, includes arithmetic or logical actions performed by CPU.
4. Control : Instructions that alter the sequential execution of instructions.

INSTRUCTION TYPES

1. DATA PROCESSING INS : for ALU, Arithmetic and Logical Instructions.
2. DATA STORAGE INS : Register to Memory, M to R to ALU. Deals with the movement of data between Memory to Memory, Register to Register or Memory to Register.
3. INPUT/OUTPUT INS : User Input to ALU Processor with help of memory to Output. It takes user Input and gives to the system. → System generated output and used to the user.
4. CONTROL INS : Test Instructions (POS).

INSTRUCTION FORMAT




18/07/19

LECTURE - 4

Thursday

9mth

INSTRUCTION CODE IN COMPUTER ARCHITECTURE



MEMORY		4096 x 16
Instruction (Program)	Operand (Data)	2 ¹² x 2 ⁴ → OPCODE address of Instructions of data.


INSTRUCTION CODE: It is a group of bits (0101) that tells the processor to perform certain task.

It can be organised into two parts:


① OPCODE

② ADDRESS


Based on the Instruction code, processor understands whether data comes from immediate, direct or indirect address.




1. DIRECT ADDRESS: It specifies the address of the operand, so we call it as an effective address. So, direct address holds the address of the operand.



2. INDIRECT ADDRESS: It specifies the address of memory word in which address of operand is stored.




COMPUTER REGISTERS: (Processor take data from Registers)



1. IR (Instructions Registers): It holds the instruction code.
2. TR (Temporary Registers): It holds the temporary code.
3. AR (Address Registers): It holds the address for memory.
4. PC (Program Counter): It holds the address of next instructions.
5. INPR (Input Registers): It holds the Input character.

- 6: OUTR (Output Registers): It holds the output character.
 7: DR (Data Registers): It holds the memory operand.
 8: AC (Accumulator): Intermediate between CPU and its units.
 (ALU) Arithmetic Logic Unit.



19/07/19

Friday

LECTURE - 5

COMPUTER INSTRUCTOR

AT

AA

1

MEMORY - REFERENCE	REGISTER - REFERENCE	INPUT / OUTPUT - REFERENCE
15 14 12 11 0 I OPCODE ADDRESS ↓ OPCODE → I=0 (DIRECT) → I=1 (INDIRECT)	15 14 12 11 0 0 111 Register Operand T=0 (Always) OPCODE = 111	15 14 12 11 0 1 111 I/O OPERATIONS T=1 (Never) OPCODE = 111

- 1: Memory - Reference:
 Instructor uses 12 bits to specify an address and 1-bit to specify the addressing mode.
- 2: Register - Reference:
 Instructor are recognized by the operation code 111 with 0 in the left most bit.

The 12 bits are used to specify the operation or test to be executed.

3. Input/Output-Reference: It doesn't need a reference to memory and recognized by Opcode 111 with 1 in the left most bit. The 12 bits are used to specify the type of I/O operations.

HEXADECIMAL CODE

SYMBOL	I-0(Direct)	I-1(Indirect)	DESCRIPTION
AND	0XXX	8XXX	AND memory word to AC.
ADD	1 XXX	9XXX	ADD " " "
MEMORY REFERENCE STA	2 XXX	AXXX	Load " " "
BSA	3 XXX	BXXX	Store Content of AC in memory
BUN	4 XXX	CXXX	Branch Unconditionally
BSA	5 XXX	DXXX	Branch & save return address
JSZ	6 XXX	EXXX	Increment & skip if zero 8Kip

CLA	7800	—	(Clear) AC
CLE	7400	—	(Clear) E
CMA	7200	—	Complement AC
CME	7100	—	Complement E
REGISTER REFERENCE CIR	7080	—	Circular right AC & E
CIL	7040	—	" left " "
INC	7020	—	Increment AC
SPA	7010	—	skip most instruction & AC is +
SMA	7008	—	" " " " " " "
SZA	7004	—	" " " " " " " O
SZE	7002	—	" " " " " " " E is 0
HLT	7001	—	Halt Complete

INP	—	F800	Input character to AC
OUT	—	F400	Output character from AC
J/O SKI	—	F200	Skip on Sp flag
REFERENCE SLO	—	F100	Skip on Sp flag
ION	—	F080	Interrupt ON
IOF	—	F040	Interrupt OFF

LECTURE - 6



22/07/19
Page _____

Monday

TIMING AND CONTROL


HARDWIRED CU (Mostly Followed)

1. Design of CU

MICROPROGRAMMED CU

2. Components of HWCU.

Flip Flops, Logic Gates, Registers using Hardware



Benefit → Hardwired is very fast

Disadvantage → One change, make other change

INCREMENT (INR) - Instruction Count


CLEAR (CLR) - Reset and Restart

CLOCK - Generate clock signals for

16-bit

(CU) → Memory → Processor → to all units

needs 8 bits to work



Date _____
Page _____

Control timing and control signals

through architecture are relevant

- * The function of the control unit is to generate timing and control signals to all operations in the computer.
 - * Design of CU → CU generates control signals using one of the two organisation:
 - 1: Hardwired CU → It is implemented as logic circuits (flip flops, gates, decoders) in the hardware.
 - Hardwired CU is fast because control signals are generated by combination signals.
 - Modification in control signals is very difficult.
 - 2: Components of Hardware CU:
1. Instruction Register
 2. No. of control logic gates
 3. Two Decoders → Instruction Decode
Timing Signal Generate
 4. 4-bit sequence counter
 5. 1-flip flop (0 and 1) (ON & OFF).

An instruction, read from the memory is placed in instruction Register. IR is divided into three parts:

→ I-bit → OPCODE → ADDRESS

- a) First 12 bits (0-11) are applied to CLG.
- b) The Operation OPCODE (12-14) are decoded bit into 3x8 Decoder.
- c) The 8 outputs ($D_0 - D_7$) from decoders goes to CLG to performs specific function.
- d) Last bit 15 is transferred to 1-flip flop designated by I symbol.
- e) The 4-bit sequence counter can count in binary in 0-15. The Counter output is decoded into 16 timing pulses T₀-T₁₅.
- f) The sequence Counter can be incremented by TN'R input or clear by (CLR).

Simple ViewComplex View

- Contains only one simple base table or is created from one base table.
- We cannot use group functions like Max, Count etc.
- Doesn't contain groups of data.
- DML operations could be performed through a simple view.
- Contains more than one base tables or is created from more than one tables.
- We can use group functions.
- It can contain groups of data.
- Could not always be performed.

23/07/19


LECTURE - 7


Teachy

INSTRUCTION CYCLE

1. Fetch an instruction from memory.
2. Decode the instruction.
3. Read effective address from memory.
4. Execute the instruction.

SC → Sequence Counter
 PC → Program Counter
 AR → Address Register
 IR → Instruction Register
 PC + 1 → Program Counter Increases





If you want the processor to stop performing instructions, the command used is "HALT".

- ⇒ A program residing in the memory unit of computer consists of a sequence of instruction.
 - ⇒ The program is executed in the computer by going through a cycle for each instruction. Each instruction cycle in turn is subdivided into subcycles:
 - (a) Fetch
 - (b) Decode
 - (c) Read effective address
 - (d) Execute
 - ⇒ Upon the completion of step 4 (d), the control goes back to step 1 to fetch, decode and execute the next instruction.
 - ⇒ This process continues unless a 'HALT' instruction is encountered.

1. fetch: Initially, program counter (PC) is loaded with the address of the first instruction in the program.

To AR ← PC

$T_j \quad TR \leftarrow M[AR], \quad PC \leftarrow PC + 1$

→ SC is initialized to zero.

→ The address of the first instruction from PC is loaded into Address Register during the first clock cycle.

2. Decoding → The instruction is decoded by the Instruction Decoder of processor.

→ All the bits of the instruction under execution stored in TR

are analysed and decoded in third clock cycle.

T_2 : DECODE \leftarrow IR [12-14]; AR \leftarrow IR (0-11), f \leftarrow IR (15).

- 3: Determine the type of instruction: D (Decoder Output) is equal to
1. if the Operation code is equal to binary 111. The instruction must be register reference or I/O reference.

→ If D = 0, the OPCODE must be one of the other seven values (000 - 110) specifying memory reference.

- 4: Execute Cycle: → In the last phase the processor executes the instruction.

→ After instruction is executed, SC is cleared to 0 & Control returns to the fetch phase.

25/07/19

LECTURE : 8

Thursday
~~Wednesday~~

INTRODUCTION TO MEMORY - REFERENCE INSTRUCTION

SYMBOL	(T ₄ X T ₆)	OPERATION DECODER
--------	------------------------------------	-------------------

1. AND \rightarrow D₀
2. ADD \rightarrow D₁
3. LDA \rightarrow D₂
4. STA \rightarrow D₃
5. BUN \rightarrow D₄
6. BSA \rightarrow D₅
7. ISZ \rightarrow D₆

000 - 110

(I)



Date _____

Page _____

AND:

- ① Performs the AND Logic Operation on pairs of bits in accumulator and the Memory word specified by the effective address.
- ② Two Timing signals are needed

D₁ T₄ DR ← M[AR]
(effective address)

In T₄, Transferring Operand from memory into DR.

In T₅, Transferring result of AND Logic Operation b/w the contents of DR and AR. D₂ T₅ AC ← AC ^ DR, SC ← 0.

~~In T₅~~

ADD:

- ① Add the contents of memory word specified by the effective address to the value of accumulator (AC).
- ② Some is transfer to AC and output carry (Cout) is transferred to E (Extended AC). (Overflow Address)

D₁ T₄, DR ← M[AR]

D₂ T₅, AC ← AC + DR E ← Cout SC ← 0

LDA: Load to AC


- ① Transfers the Memory word specified by the effective address to AC.
- ② D₂ T₄: DR ← M[AR]
- ③ D₂ T₅: AC ← DR.

STA: Store AC

- ① It stores the Content of AC into the memory word specified by the effective address.
- ② D₃ T₄: M[AR] ← AC

BUN: Branch Unconditionally

- ① BUN instruction allows the programmer to specify the instruction out of sequence and we say that the programme branches (jumps) and program.



D₄T₄: PC ← AR

BSAG Branch and Set Address

- (1) It's useful for branching to the portion of program.
- (2) When re-executed it stores the address of the next instruction in sequence (available in PC) into a memory location specified by effective address.

D₅T₄: MAR[PC] ← ^{Bank}AR, AR ← AR+1

D₅T₅: PC ← AR

T57: Increment & ~~Set~~ if zero

↳ This instruction increments the word specified by the effective address and if increment value 0 then PC is incremented by 1.

D₆T₄: DR ← M[AR]

D₆T₅: DR ← DR+1


D₆T₆: M[AR] ← DR, if (DR=0), then PC ← PC+1

26/07/19

LECTURE 9

Friday


INPUT-OUTPUT CONFIGURATION



1. The TNPR consist of 8 bits and holds ^{on} alpha-numeric input info-information.
2. The T-bit input FLAG (FG1) is a control flip flop. The Flag bit is said to 1 when new information is available into Input device and it goes to zero when info. is accepted by Computer (AC).
3. The Flag is needed to synchronize the timing etc difference between the Input device and the Computer.
4. Initially,
 - (i) The Input Flag (FG1) is clear to zero, when one key is struck in the keyboard, 8-bit alpha-numeric code is shifted into TNPR, and Input Flag (FG1) is said to one.
 - (ii) The Computer checks the Flag bit, if it is one, the info. from TNPR is transferred in parallel into AC and FG1 is cleared to zero. Once the flag is cleared, new information can be shifted into TNPR, by striking another key.
 - (iii) The Output Register (OUTR), works similarly but direction of information flow is reverse, the output Flag initially said to 1, the Comp. check the Flag bit, if it is 1, the info. from AC is transferred via parallel to OUTR and FG0 is cleared to 0. The Output device accepts the coding info., prints the corresponding character and when the info. is complete if $FG_0 \rightarrow 0$.


~~20/2/19~~
Tu
Wednesday

LECTURE : 10



INPUT - OUTPUT INSTRUCTIONS

- * I/P & O/P Instructions are needed for Transferring Information to & from AC register for checking the flag bits & for controlling the interrupt.
- * Used for data communicationg data b/w CPU & I/O Peripheral devices.



- * I/O instructions have OPCODE '111' and are recognized by Control $D_7 = 1$, $T = 1$.
- * These instructions are executed with clock Transition Triggering signal T_3 .
- * Each control function needs a Boolean relation $D_7 \cdot T \cdot T_3$ which we designate for our convenience by the signal 'P'.
- * $D_7 \cdot T \cdot T_3 = p$ (Common to all I/O instructions)
 $IR[6] = B_i$ [bit in IR(6-1) that specifies the instruction]

FG1
Flag Input

INP	PB_{11}	$\therefore AC(0-7) \leftarrow INPR, FG1 \leftarrow 0$	Input Character
OUT	PB_{10}	$\therefore OUTR \leftarrow AC(0-7), FG0 \leftarrow 0$	Output Character
SKI	PB_9	$\therefore IF (FG1=1) Then (PC \leftarrow PC+1)$	Skip on I/P flag
SKO	PB_8	$\therefore IF (FG0=1) Then (PC \leftarrow PC+1)$	Skip on O/P flag
ION	PB_7	$\therefore IEN \leftarrow 1$	Interrupt enable on
IOF	PB_6	$\therefore IEN \leftarrow 0$	Interrupt enable off

F.4
↑ Flag Output


02/08/19
Tuesday

LECTURE : -11



Date _____
Page _____

INTERRUPTS



- ① I/O interaction with electro-mechanical Peripheral devices require huge processing time compared with CPU processing time.

→ i.e. I/O (milliseconds) vs CPU (nano/microsec)

- ② Interrupts permit other CPU instructions to execute while waiting for I/O to complete.

↳ need an additional 1 bit IEN flip flop to store the interrupt status (0/1).

OPCODE Mnemonic Meaning

F080 TON $IEN \leftarrow 1$

F040 TOFF $IEN \leftarrow 0$


- ③ In this approach, Interrupts are used only with I/O handling.

- ④ In addition to a flip flop to store the interrupt

enable state, one more flip flop (R) is needed to store the I/O status (Ready / Not Ready).

- (5) In general, interrupts may be used with arbitrary instructions for exception trapping & handling.

INTERRUPT HANDLING FLOWCHART



- (A) An Interrupt flip flop (R) is included in the computer (for Interrupt Handling). When R=0, the computer goes through an instruction cycle.
 During execution phase Ins. cycle, TEN is checked by control.
- If it is 0, it indicates that the programmer does not want use the interrupt. So control continues with next instruction cycle.
 - If TEN is 1, control checks the flag bits. If both flags are 0, it indicates that neither I/P nor O/P

Registers are ready for transfer of info. In this case control continues with next inst. cycle.


If either flag is set to 1 while $IEN = 1$, flip flop R is set to 1. At the end of execute phase, Control checks the value of R & if it is not equal to 1, it goes to an interrupt cycle instead of an instruction cycle.

02/08/2019

LECTURE : 12

Fri day

Complete Computer Instruction



- ① If $R=1$, Computer goes through an instruction cycle.
- ② If $R=0$, Computer goes through a instruction cycle.
- ③ If the Instruction is one of the memory Reference wait, the Computer first checks if there is an interrupt address and then continues to execute the located instruction acc. to the flow chart.

06/08/19

LECTURE: 13

Tuesday

REPRESENTATION OF SIGNED NO's

SIGNED MAGNITUDE FORM

$$+7 = 111$$

$$0 + 7 = 0111$$

$$-7 = 1111$$

0000 1's

0001 2's

SYNTAX:

SIGNED BIT	ACTUAL BINARY
0	11

e.g. Suppose a 0111 is a Binary number represented in signed magnitude form. What is the number?

$$\rightarrow +7$$

COMPLEMENT FORM

1's Complement

2's Complement

Syntax:

SIGNED BIT	1's Complement of Actual Bit
1	001

-7

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

1000

1001

100

BINARY ARITHMETIC

1. Arithmetic Instructions in digital computer manipulate data to produce results necessary for solutions of computational problems.
2. The four basic arithmetic operations are:
 - a) Addition
 - b) Subtraction
 - c) Multiplication
 - d) Division
3. An Arithmetic Processor is the part of processor unit that executes arithmetic operation.
 - a) An Arithmetic Instruction may specify binary or decimal data and in each case ^{the} data may be fix point or floating point form.
 - b) Negative numbers may be signed magnitude or signed complement representation.

Algorithm

- Solution to any problem that is stated by infinite no. of well-defined procedures steps is called Algorithm.
- Here we discuss, the various arithmetic operations and show the procedures for implementing with digital hardware.
- We consider add, sub, mul, div for following type of data.
 - a) fix-point binary data in signed magnitude representation.
 - b) fix-point binary data in signed 2's complement representation.
 - c) floating-point binary data.

Thursday
8 Aug 2019

LECTURE: 14



Date _____
Page _____

ADDITION & SUBTRACTION WITH SIGNED-MAGNITUDE DATA

Algo. for addition and subtraction:

Addition Algo.:

- ① When the signs of a and b are identical (same) add the two magnitudes and attach sign of (a) to the result.
- ② When the signs of a and b are different, compare the magnitudes and choose the sign of the result to be same as (a) , if $a > b$.

Subtraction Algo.:

- ① When the signs of a and b are different, add to the magnitudes and attach sign of (a) to the result.
- ② When the signs of a and b are identical, compare the magnitude, choose the complement of sign of a , if $a < b$.
- ③ If the two magnitudes are equal, subtract $(b-a)$ & make the sign of the result positive.

OPERATION i. ADD. MAGNITUDE. When $A > B$ $A < B$ $A = B$

$$(+A) + (+B) \rightarrow + (A+B) \quad (+A) + (-B) \rightarrow + (A-B) \quad (-A) + (+B) \rightarrow - (A-B) \quad (-A) + (-B) \rightarrow - (A+B)$$

$$(+A) + (-B) \rightarrow + (A-B) \quad (-A) + (+B) \rightarrow - (A+B) \quad (+A) - (-B) \rightarrow + (A+B) \quad (-A) - (+B) \rightarrow - (A+B)$$

$$(-A) - (-B) \rightarrow - (A-B) \quad (+A) - (+B) \rightarrow + (A-B) \quad (-A) - (+B) \rightarrow - (A+B) \quad (+A) - (-B) \rightarrow + (A+B)$$

$$(+A) - (+B) \rightarrow + (A-B) \quad (-A) - (-B) \rightarrow - (A+B) \quad (+A) - (-B) \rightarrow + (A+B) \quad (-A) - (+B) \rightarrow - (A-B)$$

$$(+A) - (-B) \rightarrow + (A+B) \quad (-A) - (+B) \rightarrow - (A+B) \quad (+A) - (+B) \rightarrow + (A-B) \quad (-A) - (-B) \rightarrow - (A-B)$$

$$(-A) - (-B) \rightarrow - (A+B) \quad (+A) - (+B) \rightarrow - (A-B) \quad (-A) - (+B) \rightarrow - (A+B) \quad (+A) - (-B) \rightarrow + (A+B)$$

Working:


- ① We designated the magnitude of two numbers by a and b .
- ② When the signed numbers are added or subtracted, we find that there are 8 diff. conditions. To consider, depending on the sign of numbers and the operation performed, these conditions are listed in the 1st column of table below.
- ③ The other columns in the table shows the actual operation to be performed with magnitude of numbers.
- ④ The last column is needed to handle negative zero. In other words, when two equal numbers are subtract, the result should be plus and not zero.

09 Aug 2019

LECTURE : 15

Friday

HARDWARE IMPLEMENTATION



- ① To implement the two arithmetic operations with hardware, it is first necessary that the 2 no's to be stored in registers.
- ② Let a and b be two registers that hold the magnitude of the numbers and A_5 and B_5 be two flip flops that hold the corresponding signs.

(5) The Results of the Operation may be transferred into N_5 and A , thus A and N_5 together form an accumulator register.

Working:

- (i) Consider Now the Hardware Implementation of the Algorithm
- (1) Parallel Adder is needed to perform the micro-operation $(A+B)$.
- (2) Comparator circuit is needed to establish ($\text{if } a > b$), $a-b$ or $(a < b)$. (BACKEND)
- (3) Two Parallel Subtractor circuits are needed to perform the micro-operation, $(a-b)$ & $(b-a)$.
- (4) The sign relationship can be determined by using an Exclusive-OR Gate with A_5 & B_5 as input.
- (5) The Output carry is transferred to Flip Flop E .
- (6) The Complementor consists of Exclusive OR Gates and -R Parallel Adder consists of Full-Adder (Circuit).

