```
1.read_libs/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib
2. read hdl counter.v
3. elaborate
4. report_timing > counter_timing_bs.rep
5. report_area > counter_area_bs.rep
```

- 6. report\_power > counter\_power\_bs.rep
- read\_sdc counter.sdc
- 8. set\_db syn\_generic\_effort medium
- 9. set\_db syn\_map\_effort medium
- 10. set\_db syn\_opt\_effort medium
- 11. syn\_generic
- 12. syn\_map
- 13. syn\_opt
- 14. report\_timing > counter\_timing\_as.rep
- 15. report\_area > counter\_area\_as.rep
- 16. report\_power > counter\_power\_as.rep
- 17. write\_hdl > counter\_netlist.v
- 18. write\_sdc > counter\_sdc.sdc

## 3. 32 Bit ALU

Source Code (using Case Statement) module alu\_32bit\_case(y,a,b,f); input [31:0]a,b; input [2:0]f;

output reg [32:0]y;

always@(\*)

begin

case(f)

3'b000: y=a&b; //AND Opera⊠on

3'b001: y=a|b; //OR Opera\omegan

3'b010: y=~(a&b); //NAND Opera⊠on

3'b011: y=~(a|b); //NOR Opera⊠on

3'b010: y=a+b; //Addi⊠on

3'b011: y=a-b; //Subtrac⊠on

3'b100: y=a\*b; //Mul⊠ply

default: y=32'bx;

endcase

end

endmodule

```
Source Code (using if Statement)
module alu_32bit_if(y,a,b,f);
input [31:0]a,b;
input [2:0]f;
                                   Test-bench Code (same for both)
output reg [32:0]y;
always@(*)
                                   module alu 32bit tb if;
begin
                                   reg [31:0]a,b;
if(f==3'b000)
                                   reg [2:0]f;
y=a&b; //AND Opera⊠on
                                   wire [32:0]y;
else if (f==3'b001)
                                   alu_32bit_if test(.y(y),.a(a),.b(b),.f(f));
y=a|b; //OR Opera⊠on
                                   /* or alu_32bit_case
else if (f==3'b010)
                                   test(.y(y),.a(a),.b(b),.f(f));
y=a+b; //Addi⊠on
                                   if source code used for case statement*/
else if (f==3'b011)
                                   initial
y=a-b; //Subtrac⊠on
                                   begin
else if (f==3'b100)
                                   a=32'h00000000;
y=a*b; //Mul⊠ply
                                   b=32'hFFFFFFF;
else
                                   #10; f=3'b000;
y = 32'bx;
                                   #10; f=3'b001;
end
                                   #10; f=3'b010;
endmodule
                                   #10; f=3'b100;
                                   end
                                   endmodule
```

```
create_clock -name clk -period 2 -waveform {0 1} [get_port "clk"] set_clock_transition -rise 0.01 [get_clock "clk"] set_clock_transition -fall 0.01 [get_clock "clk"] set_clock_uncertainty 0.01 [get_ports "clk"] set_input_delay -max 0 -clock clk [all_inputs] set_output_delay -max 0 -clock clk [all_outputs] set_load 0.15 [all_outputs]
```

```
module counter test;
                                                 reg clk, rst,m;
1. 4-Bit Up/Down Asynchronous Counter
                                                 wire [3:0] count;
Source Code
                                                 initial
`timescale 1ns/1ps
                                                 begin
module counter(clk,rst,m,count);
                                                 clk=0:
input clk,rst,m;
                                                 rst=0: #25:
output reg [3:0]count;
                                                 rst=1;
always@(posedge clk or negedge rst)
                                                 end
begin
                                                 initial
if(!rst)
                                                 begin
count=0;
                                                 m=1;
else if(m)
                                                 #600; m=0;
count=count+1;
                                                 rst=0: #25:
else
                                                 rst=1;
count=count-1;
                                                 #500; m=0;
end
                                                 end
endmodule
                                                 counter
                                                 counter1(clk,rst,m,count);
                                                 always #5 clk=~clk;
                                                 initial
                                                 #1400 $finish:
                                                 endmodule
  sdc file-
  create_clock -name clk -period 2 -waveform {0 1} [get_port "clk"]
  set_clock_transition -rise 0.01 [get_clock "clk"]
  set clock transition -fall 0.01 [get clock "clk"]
  set_clock_uncertainity 0.01 [get_ports "clk"]
  set_input_delay -max 0.8 [get_ports "rst"] -clock [get_clocks "clk"]
  set_output_delay -max 0.8 [get_ports "count"] -clock [get_clocks
  "clk"]
  set input transition 0.12 [all inputs]
```

set\_load 0.15 [all\_outputs]

Test-bench Code

`timescale 1ns/1ps

```
module full_adder( A,B,CIN,S,COUT);
input A,B,CIN;
output S,COUT;
assign S = A^B^CIN;
                                             Test-bench Code
assign COUT = (A&B) \mid (CIN&(A^B));
                                             module test 4 bit;
endmodule
                                             reg [3:0] A,B;
                                             reg C0;
                                             wire [3:0] S;
Source Code (fa_4bit.v)
                                             wire C4;
module four_bit_adder(A,B,C0,S,C4);
                                             four_bit_adder dut(A,B,C0,S,C4);
input [3:0] A,B;
                                             initial begin
input C0;
                                             A=4'b0011; B=4'b0011; C0=1'b0; #10;
output [3:0] S;
                                             A=4'b1011; B=4'b0111; C0=1'b1; #10;
output C4;
                                             A=4'b1111; B=4'b1111; C0=1'b1; #10;
wire C1,C2,C3;
                                             end
full_adder fa0 (A[0],B[0],C0,S[0],C1);
                                             endmodule
full_adder fa1 (A[1],B[1],C1,S[1],C2);
full_adder fa2 (A[2],B[2],C2,S[2],C3);
full_adder fa3 (A[3],B[3],C3,S[3],C4);
endmodule
```

4-Bit Adder

Source Code (fa.v)

```
sdc file-
create_clock -name clk -period 2 -waveform {0 1} [get_port "clk"]
set_clock_transition -rise 0.01 [get_clock "clk"]
set_clock_transition -fall 0.01 [get_clock "clk"]
set_clock_uncertainty 0.01 [get_ports "clk"]
set_input_delay -max 0 -clock clk [all_inputs]
set_output_delay -max 0 -clock clk [all_outputs]
set_load 0.15 [all_outputs]
```

```
Latches and Flip Flops
Source code for D-Flip Flop:
module DFF( Q,Qbar,D,Clk,Reset);
output reg Q;
output Qbar;
input D,Clk,Reset;
always @(posedge Clk)
begin
if (Reset == 1'b1) //If at reset
Q <= 1'b0;
else
Q \leq D:
end
assign Qbar = ~Q;
endmodule
Source code for D-Latch:
module DFF( Q,Qbar,D,en,Reset);
output reg Q;
output Qbar;
input D,en,Reset;
assign Reset = ~D;
always @(en)
begin
if (Reset == 1'b1) //If at reset
Q \le 1'b0;
else
Q \leq D;
end
assign Qbar = ~Q;
```

endmodule

```
Source code for SR Flip Flop:
module Main(S,R,clk,Q,Qbar);
input S,R,clk;
output Q,Qbar;
reg M,N;
always @(posedge clk)
begin
M = !(S \& clk);
N = !(R \& clk);
end
assign Q = !(M \& Qbar);
assign Qbar = !(N \& Q);
endmodule
Source Code for SR Latch:
module Main(S,R,en,Q,Qbar);
input S,R,en;
output Q,Qbar;
reg M,N;
always @(en)
begin
M \le !(S \& clk);
N \le !(R \& clk);
end
assign Q <= !(M & Qbar);
assign Qbar <= !(N & Q);
endmodule
```

```
module jkff(J, K, clk, Q);
                                                module jkff(J, K, en, Q);
input J, K, clk;
                                                input J, K, en;
output reg Q,Qm;
                                                output reg Q,Qm;
                                                always @(en)
always @(posedge clk)
begin
                                                begin
if(J == 1 \&\& K == 0)
                                                if(J == 1 \&\& K == 0)
Qm = 1;
                                                Qm <= 1:
else if(J == 0 \&\& K == 1)
                                                else if(J == 0 \&\& K == 1)
Qm = 0:
                                                Qm \le 0:
else if(J == 1 \&\& K == 1)
                                                else if(J == 1 \&\& K == 1)
Qm = \sim Qm:
                                                Qm \le \sim Qm:
end
                                                end
endmodule
                                                endmodule
         sdc for latch-
         create_clock -name en -period 2 -waveform {0 1} [get_port "en"]
         set_clock_transition -rise 0.01 [get_clock "en"]
         set_clock_transition -fall 0.01 [get_clock "en"]
         set_clock_uncertainity 0.01 [get_ports "en"]
         set_input_delay -max 1.0 -clock en [get_ports "D"]
         set_input_delay -max 1.0 -clock en [get_ports "Reset"]
         set_output_delay -max 1.0 -clock en [get_ports "Q"]
         set_output_delay -max 1.0 -clock en [get_ports "Qbar"]
         set_load 0.15 [all_outputs]
         sdc ff-
         create_clock -name clk -period 2 -waveform {0 1} [get_port "clk"]
         set_clock_transition -rise 0.01 [get_clock "clk"]
         set_clock_transition -fall 0.01 [get_clock "clk"]
         set_clock_uncertainity 0.01 [get_ports "clk"]
         set_input_delay -max 1.0 -clock clk [get_ports "Reset"]
         set_input_delay -max 1.0 -clock clk [get_ports "D"]
         set_output_delay -max 1.0 -clock clk [get_ports "Q"]
         set_output_delay -max 1.0 -clock clk [get_ports "Qbar"]
```

set\_load 0.15 [all\_outputs]

Source of JK Latch:

Source Code for JK Flip Flop: