



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**

Department of Computer Science

Practical - 01


AIM: Draw symbol and circuit diagram of all logic gates and verify its truth table.

1. NOT GATE

Symbol :-



Circuit Diagram :-



□ → input
○ → output


Truth Table :-




**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

OR Gate :-

Symbol :-



Circuit Diagram



Truth Table

Input		Output
A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	1


Hence the truth table of OR gate is verified.




**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

AND Gate

Symbol :



CIRCUIT Diagram :-






**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**


Department of Computer Science

NOR Gate

Symbol:-



Circuit Diagram:-



Truth Table:-

Input		Output
A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Hence:-The truth table of NOR Gate is verified.




**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**


Department of Computer Science

NAND Gate

Symbol :-



Circuit Diagram :-




Truth Table :-

Input		Output
A	B	$\overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0


Hence The truth table of NAND Gate is verified.

EXOR Gate :-

Symbolic :-



CIRCUIT Diagram :-



Truth Table :-

Input		Output
A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Hence :- The truth table of Exor Gate is verified.




**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**


Department of Computer Science

7. Ex/NOR Gate

Symbol :-



Circuit Diagram :-



Truth table :-

Input		Output
A	B	$A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

Hence the truth table of Ex/NOR Gate is verified.

A	B	C	A.B	B.C
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

2) $(A+B)+C = A+(B+C)$

Truth table:—

A	B	C	A+B	B+C	(A+B)+C	A+(B+C)
0	0	0	0	0	0	0
0	0	1	0	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	0	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**

Department of Computer Science

Distributive law :-

$$1) A.(B+C) = (A.B) + (A.C)$$

Truth table :-

A	B	C	A.B	A.C	B+C	A.(B+C)	(A.B) + (A.C)
0	0	0	0	0	0	0	0
0	0	1	0	0	1	0	0
0	1	0	0	0	1	0	0
0	1	1	0	0	1	0	0
1	0	0	0	0	0	0	0
1	0	1	0	1	1	1	1
1	1	0	1	0	1	1	1
1	1	1	1	1	1	1	1

$$\therefore A.(B+C) = (A.B) + (A.C)$$

\therefore The truth table is verified.

$$2) A + (B.C) = (A+B).(A+C)$$

Truth table :-

A	B	C	A+B	A+C	B.C	A+(B.C)	(A+B).(A+C)
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	1	1	1	1
1	0	0	1	1	0	1	1
1	0	1	1	1	0	1	1
1	1	0	1	1	0	1	1
1	1	1	1	1	1	1	1

$$\therefore A + (B.C) = (A+B).(A+C)$$

\therefore Hence truth table is verified.

Diagram:-

$\overline{A+B}$






Diagram:-



$\overline{A} + \overline{B}$






Diagram :-



$\overline{X + Y + Z}$



SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE
Department of Computer Science

3) $\overline{X.Y.Z} = \overline{X} + \overline{Y} + \overline{Z}$

Truth table

X	Y	Z	X.Y.Z	$\overline{X.Y.Z}$	\overline{X}	\overline{Y}	\overline{Z}	$\overline{X} + \overline{Y} + \overline{Z}$
0	0	0	0	1	1	1	1	1
0	0	1	0	1	1	1	0	1
0	1	0	0	1	1	0	1	1
0	1	1	0	1	1	0	0	1
1	0	0	0	1	0	1	1	1
1	0	1	0	1	0	1	0	1
1	1	0	0	1	0	0	1	1
1	1	1	1	0	0	0	0	0

$\therefore \overline{X.Y.Z} = \overline{X} + \overline{Y} + \overline{Z}$

\therefore Truth table is verified

(Signature)



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

Practical - 03

Aim :- Draw block diagram, circuit diagram and verified truth table of half adder.

Half Adder :- The function of half adder is to add two binary digits producing sum and carry.

There are two inputs in to half adder denoted as 'A' and 'B' and output as 'S' and 'C'.

Truth table

Practical -04


Aim :- Draw a block diagram and circuit diagram and verify truth table of full adder.

Full Adder:- Is a circuit diagram that can handle 3 bits at a time.


Therefore full adder circuit is capable of adding the content of two registration must provide provision for handling carryover as well as addend and augends bits. This is known as Fulladder.

Output

Block Diagram



Circuit Diagram



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

Practical -05


Aim:- Draw block diagram, circuit diagram and verify truth table of half subtractor.

Def:- Half subtractor:- The function of the half subtractor to subtract two binary digital producing difference and borrow and. There are two input two half subtractor, two outputs as 'D' and 'B₀'.

Truth table:-

Input		Output	
A	B	D	B ₀
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Hence truth table is verified.



A	B	D	S
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

Practical No 7

Aim:- Draw block. circuit Diagram of SP flip flop.

Description:-

The storage element in clocked sequential circuit are called flip flop. A flip-flop is binary cell capable for storing one bit of information it has 2 outputs one normal value and 1 for complement value of the bit stored in it. A flip flop maintains a binary state unit directed by clock pulse who switch the state.

Truth table



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**
Department of Computer Science

- 2] let $Q=0$ and $\bar{Q}=1$ are initial state $S=1, R=0$ output \bar{Q} should be 0. Now input to the NOR Gate A are $R=0, Q=0$. Hence its output Q changed to 1.
- 3] let $Q=1$ and $\bar{Q}=0$ are initial state with $S=0, R=1$, output of the NOR Gate A should be $Q=0$. Therefore input to the NOR Gate B are $S=0$ and $Q=0$.

Circuit diagram of D flip flop

Definition:- The S-R flip flop has two data input S and R to store a bit. Therefore two signals are required to drive a flip flop which is disadvantage also there is forbidden condition appearing in S-R flip flop. This S-R flip flop can be modified. To overcome the disadvantage called D-flip flop.

Working :- The D flip flop stores the output whatever logic level is applied to its data terminal so long as CLK input is high. Once the CLK ^{input} goes low the set and reset input of the flip flop are both held at logic level one. So it will not change state and stores whatever output was presented on its output before the clock transition occurred in other words is latched either zero (0) or one (1).

Truth table:-



**SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE**

Department of Computer Science


Practical - 09

Aim:- Draw block diagram, circuit diagram and perform serial-in and serial-out shift register's.


Description:-

A basic 4-bit shift register can be constructed using 0-Flip flop as shown. The operation of circuit is as follows. The register is first element forcing all four output to zero. The input data is then applied sequentially to the

Block diagram:



Circuit diagram:



SHETH L.U.J. COLLEGE OF ARTS &
SIR M.V. COLLEGE OF SCIENCE & COMMERCE
Department of Computer Science

Practical -10

Aim:- Draw block diagram, circuit diagram and perform serial-in and parallel-out shift registers.

Description:-

A basic 4-bit shift register can be constructed using four D-flip flop as shown. The operation of circuit is as follows. The register is first cleared, forcing all four output to zero. The data stored within the register is obtained as a parallel-output data at the individual output pins of the flip flops.