






		LLEGE OF SCIENCE & COMMERCE partment of Computer Science
no Gato?		
TR C W.		
2R Gate:		
391.	A-	A+B
	De	
, t 0.		
Concuit Diago	com	
		1+B
		-/ /
	B	
Touth Table		
	- 1	
Input	Output	
, n	A+B	
$\begin{array}{c c} A & B \\ \hline O & O \end{array}$	0	
0 1	1	
1 0	1	
1 1	1	
	/	
tence the t	outh table	of On gate is verified.
	/	
	The state of	





ı		0.				eNCE & Couter Science	OMMERCE ce	
-								
1	NOR Gate		9					
-	Symbol:		A - B*	-		)0-	A+B	
	Circuit Di	- 1	m: BB				A de la constant de l	B
	Touth Tob	rle:-	-					
	Input		Output					
	A	В	$\overline{A+B}$					
-	0	0	1					
	0	1	0					
-		0	0					
1			0	1				
1								
1	Hence:-Ti	he to	with tobl	e of	NOR Gas	te is verif	ied.	
-								
-								
1								
H								







#### SHETH L.U.J. COLLEGE OF ARTS &

	Department of Computer Science
	ExNor Gate
	Symbol:  B  AGB
	Circuit Diagram:
	Touth table :-
	Input Output
	A B A D B
	Hence the touth table of Ex/voer Cate is verified.
1	

1.09	Participant				
	A	В	(	A. B	B.C
	0	0	0	0	0
	0	0		0	0
	0	1	0	0	0
	0	1	1	0	1
	1	0	0	0	0
	1	0	1	0	0
	1	1	0	1	0
	1	1	1	1	1



**Department of Computer Science** 

2) 
$$(A+B)+( = A+(B+C)$$

Truth table:

A	B	C	A+B	B+C	(A+B)+C	A+ (B+C)
0	0	0	0	0	0	0
0	0	1	0	1		018
0	1	0	1	1	1	
0	1	1	1	1	1	1
1	0	0	1	0	1	1
1	0	1	1	1		1
1	1	0	1	1		1
1	1	1	1	1	1	1



**Department of Computer Science** 

Distributive law:


1) 
$$A.(B+C) = (A.B) + (A.C)$$


Touth table: -


	A	В	(	A.B	A.C	B+C	A. (B+C)	(A.B) + (A.C)	
	0	0	0	0	0	0	0	0	
	0	0	)	0	0	1	0	0	
	0	1	0	0	0	1	0	0	
	0	1	1	0	0	1	0	0	
	1	0	0	0	0	0	0	0	
	1	0	1	0	1	1	1	1	
	1	1	0	1	0	1	1	1	
	1	1	1	1	1	1	1	1	
1									H

$$A.(B+C) = (A.B) + (A.C)$$

.. The touth table is verified.









**Department of Computer Science** 

Practical -03


Aim: Draw block diagram, circuit diagram and verified touth table of half adder.


Half Adder: - The function of half adder is to add two binary digites producing sum and carry.

There are two inputs in to half adder denoted as 'A'and 'B' and output as 'S' and 'C'.

Touth table

Poractical -04
Aim: - Deraw a block diagram and circuit diagram and verify truth table of full adder.
Full Adder: - Is a circuit diagram that can handle 3 bits at a time.  Therefore full adder circuit is capable of adding the content of two registeration must pricuide provision for handling carrier as well as addend and augents bits. This is known as Fulladder.
Input Output







**Department of Computer Science** 


Peractical No 7

Ain: - Down blog, circuit Diagram of SP flipe flop.

Listoription:

The stouge element in clocked requestral circuit are colled flip floop. O flip-floop is binary zell capable for storing one best of information it has 2 outputs one normal value and I for compliment value of the best storaged in it a flip floop maintains a binary state unit directed by clock place who swith the state.

Touth table



ion, circuit diagram of D. Hip flop Defination: - The S=R flip flop has two date input S and R to store a beat. Therefore two singles we required to drive a flip flop which is disadvantages also there is forbiddent condition appearing in S-R flip flop. This S-R flip flop can be modified. To overcome the advanta-Woerking: - The Pflip flop stored the output whatever logic level is applied to itsdate terminal so long as the input is high. ownce the CLR goes low the rel and reset input of the flip flop are both hold at logic level one. So it will not change state and stored whatever output was presented on its output before the clock termistion reflered in other where is latched either zero (0) on one (1). Touth table:



**Department of Computer Science** 

Paractical - 09

Aim: - Deraw block diagram, circuit diagram and perform serial -in and serial - out shift registeris.

Description:-

Abosic 4-bit shift register can be constructed using O-Flip flop as shown. The operation of circuit is as follows. The register is first element forcing all four output to zero. The input data is then applied senventially to the

