B. Tech. 3rd Semester

Design of Digital Systems (CS201)

Mini-Project Final Report

On

Automated Parking Detector and Ticket Price Calculator

Rohith Shinoj Kumar

(211CS245, 8848790113, rohith.211cs245@nitk.edu.in)

Rishi Diwaker

(211CS243, 9968965073, rishidiwaker.211cs243@nitk.edu.in)



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA,

SURATHKAL, MANGALORE - 575025

January, 2023

1.Abstract

Places like Airports, malls, festive centres, etc always attract a lot of people who come from faraway places for various such as travel, entertainment, etc. Many of these people tend to come in their own private vehicles as our public transport infrastructure is not always reliable and people are more comfortable to travel in their own vehicles. However, this poses a serious problem of parking and related management issues as people will need spots to park their cars.

In most places that provide parking options, there is often a motive to create a time-based ticket service for parking the cars. The price to be paid is proportional to the time the car is parked there. However there need to be a minimum amount set as well to account for people who park for very small periods of time. To avoid errors and logistic issues, we have designed an automated model that checks for spots and prints the ticket on its own in an efficient manner.

Our project aims to provide an easy and efficient means for the calculation of parking ticket price at busy centres such as malls, airports etc. by implementing a digital systems model. This ensures that the process is done smoothly without wasting time and reduces the scope of complications due to human error.

2. Introduction

The automated parking system will first check the availability of parking spots and then take parking time as input parameter. The model will automate a function that produces the amount that the customer must pay for parking the vehicle in the parking spot for that time period. Before a car enters the parking area, we first check if there are spots vacant for the car to park. If even one (or more) spots exists vacant from the output of the detector, we let the car go in, else it is blocked. Once the car is in the slot the time is being monitored and before the car leaves, the time it has stayed there is fed as input into the ticket calculator model. The model then automatically performs the required operations based on the programmed metrics and outputs to the customer the amount he has to pay.

Principle

To detect an empty parking spot, we use a Multi bit input representing each spot, where o indicates that a parking spot is empty and 1 if it is occupied. Ticket price is decided by a metric that can be set by the user. In our project, the first hour or less in which the vehicle is parked will incur a fixed rate of 'p' Rs. and every subsequent minute a rate of 'q' Rs. The time and ticket decimal inputs are converted to binary and used to calculate the fare. Final ticket price is converted back to its decimal equivalent and provided as output to the customer. For the sake of this model and the technical constraints we limit to small values but can be scaled up to any range required.

Approach and Methodology

Our model has two distinct parts — the detector and the calculator. The detector inputs a 1 if at least one slot is empty and a car can park. We did this by marking each vacant spot by a logic 1, and filled by logic 0. Using a NOT gate for each input and a multibit AND (or a multibit NAND, whichever is available), this output can be achieved as required.

For the calculator the time input in decimal is taken in a digit-by-digit format and converted into BCD using digital circuits. Subsequent multiplication and addition of the BCD digits will give us the binary equivalent. Similar setting is done for the 'p' and q' values. This binary equivalent is compared to ob111100 (60) using a comparator which bifurcates into 2 separate circuits. If the value is less than 60, we only have to output the 'p' value, but if it is more , then we perform subtraction with ob111100 and the resultant undergoes binary multiplication with 'q' and cost 'p' is added back. We make use of a divider and a separately designed converter circuit to get a decimal output back.

Components Required


- 1. Basic logic gates (AND, OR, NOT, etc)
- 2. 8 bit Multiplier
- 3. 8 bit full adders
- 4. 8 bit full subtractors
- 5. Hex digit display

Advantages


- 6. Automated parking system requires minimal human intervention and can perform the tasks of detection and calculation all by itself.
 - 7. Reduces chances of human error in manually calculating the cost.
 - 8. Cost effective and very less management required.
- 9. Highly efficient system of managing busy parking lots when the number of cars that go in and out with the time parked is difficult to track.
- 10. The pricing metric is not fixed and can be set by the owner of the parking lot, thus enabling flexibility in choosing the prices. For example, the parking rates of an airport may be much more than that of a mall.

3. Design

3.1 Flowcharts




1



3.2 Truth tables and 3.3 Simplifications

Detector - KMap and Truth table

	A	В	C	D	0	1	x
0	0	0	0	0	0	•	0
1	0	0	0	1	0	•	0
2	0	0	1	0	0	•	0
3	0	0	1	1	0	•	0
4	0	1	0	0	0	•	0
5	0	1	0	1	0	•	0
6	0	1	1	0	0	•	0
7	0	1	1	1	0	•	0
8	1	0	0	0	0	•	0
9	1	0	0	1	0	•	0
10	1	0	1	0	0	•	0
11	1	0	1	1	0	•	0
12	1	1	0	0	0	•	0
13	1	1	0	1	0	•	0
14	1	1	1	0	0	•	0
15	1	1	1	1	•	0	0



5

Final Expression from Kmap

For the case of 4 slots in the parking lot X = A' + B' + C' + D'


To generalise to n slots labelled A1,A2,A3....An, we have

$$X = \sum_{k=0}^{n} A_k$$


BCD to Decimal decoder

	Bi	CD		Decimal										
A	ō	C	D	$D_{\mathfrak{g}}$	$D_{\mathbf{i}}$	D,	\bar{D}_{i}	D ₅	$D_{\rm a}$	\bar{D}_{1}	D_2	$D_{\rm l}$	Do	
0	0	0	0	0	0	0	0	0	0	0	0	0	1	
0	0	0	1	0	0	0	0	0	0	0	0	1	-0	
n	0	1	0	0	0	0	0	0	0	0	1	0	0	
0	0	1	1	0	0	0	0	0	0	1	0	0	0	
0	1	0	0	0	0	0	0	0	1	0	0	0	0	
0	1	0	1	0	0	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	0	1	0	0	0	0	0	0	
0	1	1	1	0	0	1	0	0	0	0	0	0	0	
1	0	0	0	0	1	0	0	0	0	0	0	0	0	
1	0	Ů.	1	1	0	0	0	0	0	.0	0	0	0	







Adder



		4	4		В				Sum				Carry	
Cin	A3	A2	A1	A0	83	82	B1	80	53	52	51	50	Cout	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-0	0	0	0	1	0	0	0	1	0	0	1	0	0	
0	0	0	1	0	0	0	1	0	0	1	0	0	0	
0	0	0	1	1	0	0	1	1	0	1	1	0	0	
0	0	1	0	0	0	1	0	0	1	0	0	0	0	
0	0	1	0	1	0	1	0	1	1	0	1	0	0	
0	0	1	1	0	0	1	1	0	1	1	0	0	0	
0	0	1	1	1	0	1	1	1	1	1	1	0	0	
0	1	0	0	0	1	0	0	0	0	0	0	0	1	
0	1	0	0	1	1	0	0	1	0	0	1	0	1	
0	1	0.	1	0	1	0	1	0	.0	1	0	0	1	
0	1	0	1	1	1	0	1	1	0	1	1	0	1	
0	1	1	0	0	1	1	0	0	1	0	0	0	1	
0	1	1	0	1	1	1	0	1	1	0	1	0	1	
0	1	1	1	0	1	1	1	0	1	1	0	0	1	
0	1	1	1	1	1	1	1	1	1	1	1	0	1	
1	1	1	1	1	1	1	1	1	1	1	1	1	1	

3.4 Logisim





4. Verilog Code

4.1 Verilog Code for detector - Dataflow

```
module detector (
       input A,
        input B,
        input C,
        input D,
        output Z
);
assign Z = \sim A \mid \sim B \mid \sim C \mid \sim D;
endmodule
module main;
reg A;
reg B;
reg C;
reg D;
wire Z;
boolen uut (
.A(A),
.B(B),
.C(C),
.D(D),
.Z(Z)
);
initial begin
$monitor("t= %d | input =%d%d%d%d | output =%d", $time,A,B,C,D,Z);
$dumpfile("detector.vcd");
$dumpvars(0, main);
initial begin
     A=0; B=0; C=0; D=0;
  #1 A=0; B=0; C=0; D=1;
  #1 A=0; B=0; C=1; D=0;
  #1 A=0; B=0; C=1; D=1;
  #1 A=0; B=1; C=0; D=0;
  #1 A=0; B=1; C=0; D=1;
  #1 A=0; B=1; C=1; D=0;
  #1 A=0; B=1; C=1; D=1;
  #1 A=1; B=0; C=0; D=0;
  #1 A=1; B=0; C=0; D=1;
  #1 A=1; B=0; C=1; D=0;
  #1 A=1; B=0; C=1; D=1;
  #1 A=1; B=1; C=0; D=0;
  #1 A=1; B=1; C=0; D=1;
  #1 A=1; B=1; C=1; D=0;
  #1 A=1; B=1; C=1; D=1;
 end
endmodule
```

4.2 Verilog Code for detector - Gatelevel

```
module detector (
       input A,
       input B,
       input C,
       input D,
       output Z
       output oab, ocd
);
or(oab, ~A, ~B);
or(ocd, ~C, ~D);
or(Z, oab, ocd);
endmodule
module main;
reg A;
reg B;
reg C;
req D;
wire Z;
boolen uut(
.A(A),
.B(B),
.C(C),
.D(D),
.Z(Z)
);
initial begin
$monitor("t= %d | input =%d%d%d%d | output =%d", $time,A,B,C,D,Z);
$dumpfile("detector.vcd");
$dumpvars(0, main);
initial begin
    A=0; B=0; C=0; D=0;
  #1 A=0; B=0; C=0; D=1;
  #1 A=0; B=0; C=1; D=0;
  #1 A=0; B=0; C=1; D=1;
  #1 A=0; B=1; C=0; D=0;
  #1 A=0; B=1; C=0; D=1;
  #1 A=0; B=1; C=1; D=0;
  #1 A=0; B=1; C=1; D=1;
  #1 A=1; B=0; C=0; D=0;
  #1 A=1; B=0; C=0; D=1;
  #1 A=1; B=0; C=1; D=0;
  #1 A=1; B=0; C=1; D=1;
  #1 A=1; B=1; C=0; D=0;
  #1 A=1; B=1; C=0; D=1;
  #1 A=1; B=1; C=1; D=0;
  #1 A=1; B=1; C=1; D=1;
 end
endmodule
```

4.3Verilog Code for Calculator - Behavioral

```
module time_converter(input [3:0] time1, output reg [3:0] result);
reg [3:0] time_bin;
reg [3:0] time_sub_60;
reg [3:0] time_mul_2;
reg [3:0] time add 30;
// Conversion modules
 assign time_bin = decimal_to_binary(time1);
assign time_sub_60 = binary_subtractor(time_bin, 8'b0011_1100);
assign time mul_2 = binary_multiplier(time_sub_60, 2'b10);
assign time add 30 = binary adder(time mul 2, 8'b0001 1110)
assign result = binary_to_decimal(time_add_30);
endmodule
module decimal to binary(input [3:0] decimal, output reg[3:0] binary);
always @* begin
  case (decimal)
   4'boooo: binary = 4'boooo;
   4'b0001: binary = 4'b0001;
   4'b0010: binary = 4'b0010;
   4'b0011: binary = 4'b0011;
   4'b0100: binary = 4'b0100;
   4'b0101: binary = 4'b0101;
   4'b0110: binary = 4'b0110;
   4'b0111: binary = 4'b0111;
   4'b1000: binary = 4'b1000;
   4'b1001: binary = 4'b1001;
   default: binary = 4'bxxxx; // default value for invalid input
  endcase
end
endmodule
module binary_subtractor(input [3:0] a, input [3:0] b, output reg[3:0] result);
reg[3:0] a sub b;
reg carry;
always @* begin
  a_sub_b = a - b;
 carry = 0;
  // Perform 1-bit binary subtraction with carry
  for (integer i = 0; i < 4; i = i + 1) begin
   if (a[i] == 1 \&\& b[i] == 1) begin
    result[i] = carry;
    carry = 1;
   end else if (a[i] == 0 \&\& b[i] == 0) begin
    result[i] = carry;
    carry = 0;
   end else if (a[i] == 1 \&\& b[i] == 0) begin
    result[i] = a_sub_b[i];
    carry = 0;
```

```
end else if (a[i] == 0 \&\& b[i] == 1) begin
    result[i] = a\_sub\_b[i];
    carry = 1;
   end
  end
end
endmodule
module binary_multiplier(input [3:0] a, input [1:0] b, output reg[3:0] result);
reg [3:0] a_mul_b;
reg [1:0] shift_count;
always @* begin
  a_mul_b = 0;
 shift_count = o;
  // Perform binary multiplication using shift and add
  while (shift_count < 2) begin
  if (b[shift_count] == 1) begin
    a_mul_b = a_mul_b + (a << shift_count);
   end
   shift_count = shift_count + 1;
  end
  result = a_mul_b;
end
endmodule
module binary_adder(input [3:0] a, input [3:0] b, output reg[3:0] result);
reg [3:0] a_add_b;
reg carry;
always @* begin
  a_add_b = a + b;
  carry = 0;
  // Perform 1-bit binary addition with carry
  for (integer i = 0; i < 4; i = i + 1) begin
  if (a[i] == 1 \&\& b[i] == 1) begin
    result[i] = carry;
    carry = 1;
   end else if (a[i] == 0 \&\& b[i] == 0) begin
    result[i] = carry;
    carry = 0;
   end else begin
    result[i] = a_add_b[i];
    carry = 0;
   end
  end
end
endmodule
module binary_to_decimal(input [3:0] binary, output reg[3:0] decimal);
always @* begin
  case (binary)
```

```
4'booo: decimal = 4'booo;
4'booo: decimal = 4'booo;
4'boo1: decimal = 4'boo1;
4'boo1: decimal = 4'boo1;
4'bo10: decimal = 4'bo10;
4'bo10: decimal = 4'bo10;
4'bo11: decimal = 4'bo11;
4'bo11: decimal = 4'bo11;
4'bo10: decimal = 4'b100;
4'b100: decimal = 4'b100;
4'b100: decimal = 4'b100;
default: decimal = 4'b1001;
default: decimal = 4'bxxxx; // default value for invalid input endcase
end
endmodule
```

Calculator Testbench

```
module time converter tb;
reg [3:0] time1;
wire [3:0] result;
 // Instantiate the time_converter module
time_converter tconv(
 time1,result
);
initial begin
  // Test input values
 time1 = 8'b0000_0000; //Time =0s
  $display("%t | Time: %b Cost: %b", $time, time1,result);
  time1 = 8'b0001 0100; // Time = 18s
  $display("%t | Time: %b Cost: %b", $time, time1,result);
  time1 = 8'b0010_0110; // Time = 26s
  $display("%t | Time: %b Cost: %b", $time, time1, result);
  time1 = 8'b0110_0000; //Time = 60s
  $display("%t | Time: %b Cost: %b", $time, time1,result);
  time1 = 8'b0110 1000; //Time = 67s
  $display("%t | Time: %b Cost: %b", $time, time1,result);
  time1 = 8'b1000_0100; //Time = 84s
  $display("%t | Time: %b Cost: %b", $time, time1,result);
  $finish;
end
endmodule
```

Output

5. 1 Conclusions

This project successfully detects an empty parking spot in any area with a designated parking so that a user knows before-hand if parking is available. If it is available, it then calculates the parking ticket price which uses many concepts of digital electronics. Using this model, everything runs automatically so that there is minimal need for extra work. Chances of error are also minimal and the process is overall more efficient than non-automated systems.

This project is a mini-representation of a parking ticket calculator that can be used in real world. For the sake of demonstration of the model, we are limited to a small value of input, hence a small output is obtained. With proper resources such as time and logistics the scope of the model can be widened to fit real-life needs in different settings. Further the hourly and minutely rates in the model are not fixed and are free to be changed depending on need.

5.2 Future Work

Since the project is built on a highly scaled down version, it is limited to smaller inputs of time, cost and also in features. The detector despite being a very simple circuit is capable of higher order expansion such that its practical scope may be widened. For larger scale practical applications, the model may be designed with more logic elements and thus be made fit to include capabilities beyond discussed in our model. It can then be expanded to any range of price and time, thus being of immense use in practical settings where an orderly use of the parking system is needed.

6. References

- i. Digital Logic And Computer Design By M. Morris Mano.
 - 2.https://www.hel.fi/static/kanslia/Innovaatiorahasto/charles-thesis-formated-covered.pdf
- $3. \ https://www.researchgate.net/publication/304337388_Design_and_simulation_of_120_capacity_automobile_parking_control_system_using_updown_decade_counters$
 - 4.https://user.eng.umd.edu/austin/ense623.d/projectso6.d/ParkingLotProject.pdf
 - 5. https://www.elprocus.com/electrical-project-ideas-for-engineering-students/