# CS 2340 – Computer Architecture

5 Arithmetic, Memory Operations Dr. Alice Wang

The other day I told my friend 10 jokes about binary. Unfortunately, he didn't get either of them!

### Review

#### Last Lecture


- Signed Number representation
  - Signed/Magnitude and 2s complement
- 2s complement is also a procedure
  - Changes positive numbers to negative, negative numbers to positive

#### This Lecture

Back to MIPS programming

# Review: Stored Program Computers The BIG

**Picture** 



Memory Accounting program (machine code) Editor program (machine code) C compiler (machine code) Payroll data Book text Source code in C for editor program

- Instructions represented in binary, just like data and stored in memory
- Programs can operate on programs
  - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
  - Standardized ISAs

## Review: Assembly Language

- Instructions: commands in a computer's language
  - Assembly language: human-readable format of instructions
  - Machine language: computer-readable format (1's and 0's)
- MIPS architecture:
  - Developed by John Hennessy and his colleagues at Stanford and in the 1980's.
  - Used in many systems, including Sony Playstation, Nintendo 64 and Tesla Model S runs on MIPS computers

Once you've learned one architecture, it's easy to learn others

## Review: MIPS Instructions (so far)

```
li $dst, immediate
la $dst, $symbol
lw $dst, offset($src)
sw $src, offset($dst)
add $dst, $src0, $src1
sub $dst, $src0, $src1
addi $dst, $src0, immediate
syscall
```

Today we will go deeper with arithmetic and memory operations

# 4 Architecture Design Principles

Computer Architecture (2340) underlying design principles, as articulated by Hennessy and Patterson:

- 1. Simplicity favors regularity
- 2. Smaller is faster
- 3. Make the common case fast
- 4. Good design demands good compromises


## Operations

## Definition of Operation


- 1. the fact or condition of functioning or being active.
- 2. an act of surgery performed on a patient.
- 3. a piece of organized and concerted activity involving a number of people, especially members of the armed forces or the police.
- 4. a process in which a number, quantity, expression, etc., is altered or manipulated according to formal rules, such as those of addition, multiplication, and differentiation.

Each instruction does one or more operations


## Native Instructions vs Pseudo-Instructions



## Native Instructions vs Pseudo-Instructions



## Native Instructions vs Pseudo-Instructions



## Operands

- A computer operates on operands
- Operands are a physical location in computer
- Three kinds of Operands
  - Registers
  - Memory
  - Constants (also called *immediates*, stored in the instruction itself)

## Review: Arithmetic Operations

- Examples: Add and Subtract
- Three operands
  - Two sources and one destination
  - o add a, b, c # a gets b + c
- All arithmetic operations have this form
- c can be a constant or immediate
- add, sub, addi: mnemonic (indicates operation to perform)
- b, c: source operands (on which the operation is performed)
- a: destination operand (to which the result is written)


# Design Principle #1

# Simplicity favors regularity

- MIPS has a consistent instruction format with the same number of operands (two sources and one destination)
- Makes it easier to encode and handle in hardware

# Review: Register Operands (MARS)

- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
  - Use for frequently accessed data
  - Numbered 0 to 31
  - A "word" is 32-bits
- Assembler names
  - \$t0, \$t1, ..., \$t9 for temporary values
  - \$s0, \$s1, ..., \$s7 for saved variables



# Design Principle #2

## **Smaller is Faster**

- MIPS includes only a small number of registers (32)
- MIPS is a "32-bit architecture" because it operates on 32-bit data
- Registers are faster than memory. The fewer there are the faster they can be accessed

## The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
  - Cannot be overwritten
- Useful for common operations
  - Pseudo-instruction mov between registers uses \$0
     add \$t2, \$s1, \$0

## **Interesting fact!**

- There is no zero register in x86 ISA
- Dedicating a register to zero is surprisingly a large factor in simplifying the RISC-V ISA.

## Arithmetic Example - My Turn

# Python code:

```
f = (g + h) - (i + j);
```

## Compiled MIPS code:

```
add $t0, $s0, $s1 # temp t0 = g + h
add $t1, $s2, $s3 # temp t1 = i + j
sub $s4, $t0, $t1 # f = t0 - t1
```

\$s0 has g \$s1 has h \$s2 has i \$s3 has j \$s4 has f

## Arithmetic Example - Your Turn

Python code:

```
ans1 = 3a - 2b + 32 \# use a+a+a for 3a
```

\$s0 has a \$s1 has b \$s2 has ans1

Compiled MIPS code:

```
add $t0, $s0, $s0  # temp t0 = a + a

add $t0, $t0,  # temp t0 = t0 + a

sub $t0, $t0, $s1  # temp t0 = t0 - b

sub $t0, $t0, $s1  # temp t0 = t0 - b

$s2, $t0, 32  # ans1 = t0 + 32
```

## Design Principle #3

## Make the common case fast

- MIPS is a reduced instruction set computer (RISC), with a small number of commonly used simple instructions
- More complex instructions that are less commonly used execute with multiple simple instructions

#### **Python Code**

$$a = b + c - d$$

#### MIPS assembly code

add 
$$$t0$$
,  $$s0$ ,  $$s1$  #  $t = b + c$   
sub  $$s2$ ,  $$t0$ ,  $$s3$  #  $a = t - d$ 

# Unsigned Addition & Subtraction

# C Code a = b + c; a = b + 6; a = b - c;

#### MIPS assembly code

```
addu a, b, c
addiu a, b, 6
subu a, b, c
```


- Unsigned addition and subtraction are also native instructions
- Use these instructions if all of your numbers are positive (unsigned)
- Does not cause an <u>Overflow</u> Exception

## What is Overflow?

Overflow happens when the result is > than the number of output bits allowed.

Adding 2 negative numbers should result in a negative number, but due to overflow the number becomes positive

Overflow exception in Mars




## Review: Memory Operands

- Main memory used for composite data
  - Arrays, structures, dynamic data
- Use memory when you more data than fits in 32 registers
  - Because you can store more data in memory
  - Downside Large memories are slow
- Strategy: Commonly used variables are kept in registers
- MIPS can only do arithmetic or logical operations on registers
  - 2 step process to perform operations on memory data
  - Load base address (BA) to a register, Calculate address=BA+offset
    - Load values from Mem[Address] into Registers
    - Store result from Register to Mem[Address]


# How does a memory work?

- If you want to read a value from memory, put the Address on the Address Bus. The Address points to a location in the memory.
- Then the value stored in the memory will appear on the Data Bus




# How does a memory work?

- Example: I want to read Mem[5] = 593
  - Put 5 into the Address Bus input
  - Read 593 on the Data Bus output




# How does a memory work?

- Example: I want to read Mem[5] = 593
- What's under the hood? A lookup table



# How does a memory work? Your turn

Example: I want to read Mem[3] = \_\_\_\_\_



## Data Memory (Mars)

#### **Review of MARS**

Memory = Data Segment (Address, Value)

000				Data Segment				
Address	Value (+0)	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)
0x10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0×00000000	0×00000000	0×00000000
0x10010008	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010010	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010018	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010020	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0x00000000	0×00000000
0x10010028	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0x00000000	0×00000000
0x10010030	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000
_0x10010038	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000

- Mnemonic: load word (1w) Memory read is called load
- Format: lw \$s0, 5(\$t1)

#### **Step 1: Address calculation:**

- o add base address (\$t1) to the offset (5)
- address = \$t1 + 5

#### **Step 2: Read from Memory to Register**

 $\circ$  \$s0 holds the value at address (\$t1 + 5)

Assumes base address is already loaded into \$t1

Remember! Load is reading from Memory to Register

#### **Assembly code - My Turn**

lw \$s3, 1(\$s0) # read memory to reg

Read a word of data at memory address \$s0+1 into \$s3

0×00000000

• \$s0 = \_\_\_\_

 $0 \times 000000000$ 

 $0 \times 10010038$ 

• address = \$s0 + 1 = \_\_\_\_\_

 $0 \times 000000000$ 

• \$s3 = \_\_\_\_\_ after load

Name	Number	Value
\$zero	0	0x00000000
\$at	1	0×10010000
\$v0	2	0×00000000
\$v1	3	0×00000000
\$a0	4	0x00000000
\$a1	5	0×00000000
\$a2	6	0×00000000
\$a3	7	0×00000000
\$t0	8	0x00000000
\$t1	9	0×00000000
\$t2	10	0×00000000
\$t3	11	0×00000000
\$t4	12	0×00000000
\$t5	13	0×00000000
\$t6	14	0×00000000

**\$**†7

\$50

\$s1 \$s2

\$s3

**\$s5** 

 $0 \times 000000000$ 

 $0 \times 000000000$ 

0×00000000

0x10010000

0x00000000

0x00000000

0×00000000 0×00000000

0x00000000

 $0 \times 000000000$ 

Registers

				Data Segment					
Address	Value (+0)	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)	
0x10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0x00000000	0x00000000	0x00000000	0×00000000	
0x10010008	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	
0x10010010	0x00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0x10010018	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010020	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010028	0x00000000	0x00000000	0x00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	
0x10010030	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0x00000000	0x00000000	0x00000000	

 $0 \times 000000000$ 

 $0 \times 000000000$ 

#### **Assembly code - My Turn**

lw \$s3, 1(\$s0) # read memory to reg

Read a word of data at memory address \$s0+1 into \$s3

- \$s0 = 0x10010000
- address = \$s0 + 1 = 0x10010001
- \$s3 = 0xabcedf78 after load

\$v0	2	0×00000000					
\$v1	3	0×00000000					
\$a0	4	0×00000000					
\$a1	5	0×00000000					
\$a2	6	0×00000000					
\$a3	7	0×00000000					
\$t0	8	0×00000000					
\$t1	9	0×00000000					
\$t2	10	0×00000000					
\$t3	11	0×00000000					
\$t4	12	0×00000000					
\$t5	13	0×00000000					
\$t6	14	0×00000000					
\$t7	15	0×00000000					
\$s0	16	0×10010000					
\$s1	17	0×00000000					
\$s2	18	0×00000000					
\$s3	19	0xabcedf78					
\$s4	20	0×00000000					
\$s5	21	0×00000000					
Value(+6) Value(+7)							
arue(10) Varue(17)							

Registers

Number Value

Name

\$zero \$at

000				Data Segment				
Address	Value (+0)	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)
0x10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0×00000000	0×00000000	0x00000000
0x10010008	0×00000000	0x00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010010	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010018	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010020	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000
0x10010028	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0x00000000	0×00000000
0x10010030	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000
_0x10010038	0×00000000	0×000000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000

#### **Assembly code - Your Turn**

lw \$s4, 2(\$s0) # read from memory to reg

Read a word of data at memory address \$s0+2 into \$s4

- \$s0 = \_\_\_\_
- address = \$s0 + 2 = \_\_\_\_
- \$s4 = \_\_\_\_\_ after load

	ricg.stc.	
Name	Number	Value
\$zero	0	0×00000000
\$at	1	0×10010000
\$v0	2	0×00000000
\$v1	3	0×00000000
\$a0	4	0×00000000
\$a1	5	0×00000000
\$a2	6	0×00000000
\$a3	7	0×00000000
\$t0	8	0×00000000
\$t1	9	0×00000000
\$t2	10	0×00000000
\$t3	11	0×00000000
\$t4	12	0×00000000
\$t5	13	0×00000000
\$t6	14	0×00000000
\$t7	15	0×00000000
+-0	1.0	010010000

0×00000000 0×00000000

0xabcedf78

0x00000000

0x00000000

**\$s1** 

\$52

\$53

\$54

**\$s5** 

Registers

				Data Segment					
Address	Value (+0)	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)	
0x10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010008	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010010	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010018	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010020	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010028	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0x10010030	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	
_0x10010038	0×000000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	

#### **Assembly code - Your Turn**

lw \$s4, 2(\$s0) # read from memory to reg

Read a word of data at memory address \$s0+2 into \$s4

- \$s0 =
- address = \$s0 + 2 =
- \$s4 =

400	_	00000000
\$v1	3	0×00000000
\$a0	4	0×00000000
\$a1	5	0×00000000
\$a2	6	0×00000000
\$a3	7	0×00000000
\$t0	8	0×00000000
\$t1	9	0×00000000
\$t2	10	0×00000000
\$t3	11	0×00000000
\$t4	12	0×00000000
\$t5	13	0×00000000
\$t6	14	0×00000000
\$t7	15	0×00000000
\$s0	16	0×10010000
\$s1	17	0×00000000
\$s2	18	0×00000000
\$s3	19	0xabcedf78

Registers

Number Value

0x00000000

0x10010000

0x00000000

0x00000000

Name

\$zero

\$at

\$v0

\$s5

000				Data Segment				
Address	Value (+0)	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)
0x10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0x00000000	0x00000000	0x00000000
0x10010008	0x00000000	0×00000000	0×00000000	0x00000000	0×00000000	0x00000000	0×00000000	0×00000000
0x10010010	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010018	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010020	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000
0x10010028	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000
0x10010030	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000
_0x10010038	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000

# Writing Word-Addressable Memory

- Mnemonic: store word (sw) Memory write is called store
- Format: sw \$s0, 3(\$t1)

#### **Step 1: Address calculation:**

- add base address (\$t1) to the offset (3)
- address = \$t1 + 3

#### **Step 2: Write to Memory from Register**

Write to address (\$t1 + 3) the value in \$s0

Remember! Store is writing from Registers to Memory

## Writing Word-Addressable Memory

#### **Assembly code - My Turn**

sw \$t0, 1(\$s0) # write from reg to memory

Write \$t0 into memory at address \$s0+1

- \$s0 = \_\_\_
- address = \$s0 + 1 = \_\_\_
- Memĺ

Value (+1)

0xabcedf78

0×000000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

\$av	
\$a1	
\$a2	
+ -	

Name

\$zero

\$at

\$v0

\$v1

\$a3 \$t0

Registers

Number Value

0x00000000

0×10010000

0x00000000

0x00000000 0x00000000

0x00000000 0x00000000 0x00000000

0x0000000f

0x00000041

0x000000dc 0xfffffff6

0x0000005c

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0×00000000

0x00000000

Value (+4)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

\$t1 \$t2 \$t3

Value (+5)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

**\$t4** \$t5 **\$t6** \$t7

0x00000000 14 0x00000000 15 0x00000000 0×10010000

10

11

12

\$50 **\$s1** \$52

17 0x00000000 18

Value (+6)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000 Value (+7)



Value (+0)

0x40f30788

0x00000000

0x00000000

0×00000000

0x00000000

0x00000000

0x00000000

Address

0x10010000

0x10010008

0x10010010

0x10010018

0x10010020

0x10010028

0x10010030







Value(+2)

0xf2f1ac07

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000



Data Segment

0x01ee2844

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+3)







## Writing Word-Addressable Memory

#### **Assembly code - My Turn**

sw \$t0, 1(\$s0) # write from reg to memory

Write \$t0 into memory at address \$s0+1

\$s0 = 0x10010000

Value (+0)

0x40f30788

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

- address = \$s0 + 1 = 0x10010001
- Mem[0x10010001] = 0x0000000f

Value (+1)

0x0000000f

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

\$v1 \$a0 \$a1

Name

\$zero

\$at

\$v0

\$t0

\$t1

\$t2

\$t3

**\$t4** 

\$t5

**\$t6** 

\$t7

\$50

**\$s1** 

\$52

- \$a2 \$a3

Registers

Number Value

0x00000000

0×10010000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x0000000f

0x00000041

0x000000dc

0xfffffff6

0x0000005c

Value (+7)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

- 10 11
- 12

Value (+6)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

- 0x00000000 14 0x00000000
- 15 0x00000000 0×10010000
- 17 0x00000000 18 0x00000000



Address

0x10010000

0x10010008

0x10010010

0x10010018

0x10010020

0x10010028

 $0 \times 10010030$ 







Value (+2)

0xf2f1ac07

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000





Value (+4)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000



Value (+5)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000



Data Segment

0x01ee2844

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+3)

## Writing Word-Addressable Memory

#### **Assembly code - Your Turn**

sw \$t1, 4(\$s0) # write from reg to memory

Write \$t1 into memory at address \$s0+4

\$s0 =

Value (+0)

0x40f30788

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Address

0x10010000

0x10010008

0x10010010

0x10010018

0x10010020

0x10010028

 $0 \times 10010030$ 

- address = \$s0 + 4 = \_\_\_
- Mem

Value (+5)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

\$t1 \$t2 10 \$t3

Value (+6)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Name

\$zero

\$at

\$v0

\$v1

\$a0

\$a1

\$a2

\$a3

\$t0

**\$t4** 

\$t5

**\$t6** 

\$t7

\$50

**\$s1** 

\$52

11 12

Registers

Number Value

0x00000000 14 15

18

0x00000000 0x00000000 0×10010000 17 0x00000000

0x00000000

0×10010000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x0000000f

0x00000041

0x000000dc 0xfffffff6

0x0000005c

0x00000000

Value (+7)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+4)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Data Segment

0x01ee2844

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+3)

Value (+2)

0xf2f1ac07

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+1)

0x0000000f

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000



















### Writing Word-Addressable Memory

#### **Assembly code - Your Turn**

sw \$t1, 4(\$s0) # write from reg to memory

Write \$t1 into memory at address \$s0+4

\$s0 =

Address

0x10010000

0x10010008

0x10010010

0x10010018

0x10010020

0x10010028

 $0 \times 10010030$ 

- address = \$s0 + 4 =
- Mem

Value (+2)

0xf2f1ac07

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+1)

0x0000000f

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

**Data Segment** 

\$t0 \$t1 \$t2

Value (+5)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

\$t3 **\$t4** 

\$50

**\$s1** 

\$52

Name \$zero

\$at

\$v0

\$v1

\$a0

\$a1

\$a2

\$a3

11 12

Registers

Number Value

0x00000000

0×10010000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x0000000f

0x00000041

0x000000dc 0xfffffff6

0x0000005c

0x00000000

Value (+7)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

\$t5 13 **\$t6** \$t7

Value (+6)

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

14 0x00000000 0x00000000 15 16 0×10010000

17 0x00000000 18 0x00000000

10

0x40f30788

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

Value (+0)





Value (+3)

0x01ee2844

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000



Value (+4)

0x00000041

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000



### Question:

If a Word-Addressable memory has 32-bit entries What kind of memory has 8-bit entries?

### Byte-Addressable Memory

- Each data byte has unique address
- Mem[0] = 0x88 o  $Mem[2] = 0x______$ 
  - Mem[1] = 0x07
- MIPS is byte-addressed, not word-addressed
- Load/store single bytes: load byte unsigned (1bu) and store byte (sb)

000					Data Segmer	nt Word a	ddressabl	e vs	
Address	Value (+0	))	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)
0x10010000	0x40f30	0788	0xabcedf7	78 0xf2f1ac	07 0x01ee284	4 0x00000000	0x00000000	0x00000000	0×00000000
0x10010008	0×00000	0000	0×0000000	0000000x0 0x0000000	00 0x0000000	0×00000000	0x00000000	0×00000000	0×00000000
0x10010010	0×00000	0000	0×0000000	0000000x0	00000000000000000000000000000000000000	0×00000000	0x00000000	0×00000000	0×00000000
0x10010018	0×00000	0000	0×0000000	0000000x0 0x0000000	00 0x000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010020	0×00000	0000	0×0000000	0000000x0	00 0×0000000	0×00000000	0×00000000	0×00000000	0×00000000

000				Data Segment	Byte a	Byte addressable			
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	Value (+1c)	
0×10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0x00000000	0x00000000	0×00000000	
0×10010020	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0×10010040	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	
0x10010060	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0×10010080	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	0x00000000	0×00000000	

### Reading Byte-Addressable Memory

- MIPS cpu is 32-bit words, how do we calculate the address of a memory word for a byte-addressabile memory?
- 32-bit word = 4 bytes, so word address increments by 4
- For example,
  - $\circ$  the address of memory word 2 is 2 × 4 = 8
  - the address of memory word 5 is \_\_\_\_\_ (0x\_\_\_\_ in hex)

000				Data Segment	Word ad	dressable		
Address	Value (+0)	Value(+1)	Value(+2)	Value(+3)	Value(+4)	Value(+5)	Value(+6)	Value(+7)
0x10010000	0x40f30788	0xabcedf78	2f1ac07	0x01ee2844	0×00000000	0x00000000	0×00000000	0×00000000
0x10010008	0×00000000	0×00000000	0000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000
0x10010010	0×00000000	0×00000000	0000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010018	0×00000000	0×00000000	0000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000
0x10010020	0×00000000	0×00000000	0000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000

				Data Segment	Byte a	ddressabl	e		
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	Value (+1c)	
0×10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0x00000000	0x00000000	0x00000000	0×00000000	
0x10010020	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	П
0×10010040	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	0x00000000	0×00000000	П
0×10010060	0x00000000	0×00000000	0×00000000	0x00000000	0x00000000	0×00000000	0x00000000	0×00000000	
0x10010080	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	

# Reading Byte-Addressable Memory

#### **Assembly code - My Turn**

lw \$s3, 4(\$s0) # read from memory to reg

#### If I want to read 0xabcedf78 from the memory, set offset to 4

- \$s0 = 0x10010000
- address = (\$s0 + 4) = 0x10010004
- \$s3 = 0xabcedf78 after load

טטט	0×00000	12	
000	0×00000	13	
000	0×00000	14	
000	0×00000	15	
000	0×10010	16	
000	0×00000	17	
000	0×00000	18	
000	0x00000	19	
000	0×00000	20	
	+1c)	Value (	
	+1c)		00000
		0x	00000
	00000000 00000000	0x 0x	0000
	00000000 00000000 00000000	0x 0x 0x	0000 0000
	00000000 00000000 00000000	0x 0x 0x 0x	00000 00000 00000
	00000000 00000000 00000000 00000000	0x 0x 0x 0x 0x	00000 00000 00000
	00000000 00000000 00000000	0x 0x 0x 0x 0x	00000 00000 00000

Registers

Name \$zero

\$at

\$v0

\$v1

\$a0

\$a1

\$a2

\$a3

\$t0

\$t1

\$t2

\$t3

\$t4 \$t5

\$t6 \$t7

\$s0 \$s1

\$s2 \$s3 \$s4

lo

Number Value

0x00000000

0×10010000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0x00000000

0×00000000

0x00000000

0x00000000

0x00000000

Data Segment									
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	Value (+1c)	
0×10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0×00000000	0x00000000	0x00000000	
0×10010020	0×00000000	0x00000000	0x00000000	0x00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0×10010040	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0×10010060	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0x10010080	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0x100100a0	0×00000000	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0x100100c0	0×00000000	0x00000000	0x00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0x100100e0	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	

### Reading Byte-Addressable Memory

#### **Assembly code - My Turn**

lw \$s3, 4(\$s0) # read from memory to req

#### If I want to read 0xabcedf78 from the memory, set offset to 4

- \$s0 = 0x10010000
- address = (\$s0 + 4) = 0x10010004
- \$s3 = 0xabcedf78 after load

	13	0×00000	000
	14	0x00000	000
	15	0x00000	000
	16	0x10010	000
	17	0x00000	000
	18	0x00000	000
	19	0xabced	f78
	20	0×00000	000
)\	Malua (	1-1	
3)	Value (		- 11
00000	0x0	0000000	
00000	0×0	0000000	
00000	0×0	0000000	1 51
00000	0×0	0000000	
00000	0×0	0000000	:

Registers

Name

\$zero

\$at

\$v1 \$a0

\$a1

\$a2

\$a3

\$t0

\$t1

\$t2

\$t3

**\$t4** 

\$t5

**\$t6** \$t7

\$50 **\$s1** 

\$52

\$54

Number Value

0×00000000

0×10010000

0x00000000 0x00000000

0×00000000

0x00000000

0×00000000

0×00000000

0×00000000

0×00000000

0x00000000

0x00000000

Data Segment									
Address	Value (+0)	Value (+4)	Value (+8)	Value (+c)	Value (+10)	Value (+14)	Value (+18)	Value (+1c)	
0x10010000	0x40f30788	0xabcedf78	0xf2f1ac07	0x01ee2844	0×00000000	0×00000000	0x00000000	0x00000000	
0x10010020	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	
0x10010040	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0×10010060	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
0×10010080	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	
0x100100a0	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0×00000000	
0x100100c0	0×00000000	0x00000000	0×00000000	0×00000000	0×00000000	0×00000000	0x00000000	0x00000000	
0x100100e0	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	0×00000000	
							lo	0×0000000	

### Fetch Address not aligned Exception

### **Assembly code - My Turn**

```
lw $s4, 1($s0) # write from reg to memory
```

Write reg value \$11 into memory at address \$s0+1

- \$s0 = 0x10010000
- address = (\$s0 + 1) = 0x10010001 is not on a word boundary!



# Memory alignment


- Words (32-bit) are aligned in memory
  - load word (lw) address must be a multiple of 4
- Other Memory operations
  - load byte unsigned (1bu), store byte (sb)
  - load halfword unsigned (1hu), store halfword (sh)

#### DATA ALIGNMENT

			Doub	ole Word	i				
	Wo	rd			W	ord			
Halfv	word	Half	word	Half	word	Half	Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte		


### Big-Endian and Little-Endian Memory


- How to number bytes within a word?
- Little-endian: byte numbers start at the little (least significant) end
- Big-endian: byte numbers start at the big (most significant) end
- Word address is the same for big- or little-endian



### Big-Endian and Little-Endian Memory


- How to number bytes within a word?
- Little-endian: byte numbers start at the little (least significant) end
- Big-endian: byte numbers start at the big (most significant) end
- How would the string "you got it" be stored in a big vs little endian system? (reminder: each character is one byte)





### MARS data memory

- Here is the string "you got it" stored in MARS data memory
- MARS is little endian



### Memory Operand Example - My Turn

Python code:

A[4] = q

Compiled MIPS code

```
.data
```

### Memory Operand Example - My Turn

Python code:

A[4] = q

```
    Compiled MIPS code
```

```
.data
```


### Memory Operand Example - Your Turn

Python code:


```
    Compiled MIPS code
```

Fill in the blanks

# Memory and Arithmetic Example - My Turn




# Memory and Arithmetic Example - Your Turn



23

\$s7

### Memory and Arithmetic Example - Your Turn



### Summary

- 4 Architecture Design Principles
- Operations and Operands
- Arithmetic Operations
- Memory Operations
  - Word- and Byte- addressable Memories
  - Iw and sw, Ibu and sb

### Key things to remember:

- Load is Read Mem to Reg, Store is Write Mem from Reg
- MIPS is byte-addressed, A Word has 4 Bytes

**Next lecture** 

Data Arrays and Conditional / Decision Operations

