# CS 2340 – Computer Architecture

7 Logical Operations, Shifters, Machine Language - Part 1 Dr. Alice Wang

Why did the programmer quit his job? Because he didn't get arrays.

# Housekeeping

- I checked the Testing Center and only 53% students registered for Exam 1, 45% for Exam 2
- If you do not reserve your seat you will not be able to take the exam and I cannot do anything about it, so do not email me if you cannot take an exam because you failed to reserve your seat.
- There will be no makeup exams under normal circumstances.

## Housekeeping

- Exam Reviews have been scheduled at the TI auditorium
  - Will cover practice exam questions
  - It will also be on MS Teams and recorded

- Exam 1 Review Thurs, Oct 2, 12-1pm
- Exam 2 Review Mon, Nov 3, 9-10am
- Exam 2 Review Fri, Dec 5, 5:30-6:30pm

## Review

#### Last time

- Arrays: Data and Strings
- Conditional operations: branch, set, jump
- If-the-else, For-loops, While-loops

## Today:

- Logical operations
- Shifters
- Part 1 Machine coding

# Logical operations

### What are MIPS Logical Operations?

- An operation that acts on binary numbers to produce a result according to the laws of Boolean logic.
- Examples: AND, OR, NOT, XOR

## What are Logical / Boolean operations used for?

- **Bit Manipulation:** Essential for setting, clearing, and toggling specific bits in registers.
- Control Flow: Used in conditional statements and loops to control program execution.
- Hardware Interaction: Crucial for interacting with hardware components and performing low-level tasks.

## Logical: AND operation



/an(d),(e)n(d)/

noun

#### **ELECTRONICS**


a Boolean operator which gives the value one if and only if all the <u>operands</u> are one, and otherwise has a value of zero.

• a circuit which produces an output signal only when signals are received simultaneously through all input connections.

noun: AND gate

 AND is a fundamental Boolean operator and \$t0, \$t1, \$t2

Useful to "mask" bits in a word



$$Y = AB$$

Α	В	Y
0	0	
0	1	
1	0	
1	1	

## What does it mean to "mask" bits



/mask/

noun

noun: mask; plural noun: masks; noun: masque; plural noun: masques

1. a covering for all or part of the face, worn as a disguise, or to amuse or terrify other people.

Similar: disguise veil false face domino stocking mask fancy dress

- 6. PHOTOGRAPHY
  - a piece of something, such as a card, used to cover a part of an image that is not required when <u>exposing</u> a print.
- 7. ELECTRONICS


a <u>patterned</u> metal film used in the manufacture of <u>microcircuits</u> to allow selective modification of the underlying material.


A Mask lets only select face parts or light through.

AND gate - if one input is

- 1 allows the other through
- 0 blocks







## AND operation Example - My Turn!

- Useful to "mask" bits in a word
  - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

## AND operation Example - Your Turn

- Useful to "mask" bits in a word
  - Select some bits, clear others to 0

```
and $t0, $t1, $t2
```

Which bits in \$t0 are '1'?

## OR operation



/ôr/

noun


noun: OR; noun: or; plural noun: ors

a Boolean operator that gives the value one if at least one <u>operand</u> (or input) has a value of one, and otherwise has a value of zero.

- ELECTRONICS

   a circuit that gives an output signal if there is a signal on any of its inputs.
   modifier noun: OR; noun: OR gate; plural noun: OR gates
- Fundamental Boolean operator

Useful to include bits in a word



## OR operation Example - My Turn

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged
     or \$t0, \$t1, \$t2

## OR operation Example - Your Turn

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

```
or $t0, $t1, $t2
```

23 22 21 20


Which bits in \$t0 are '1'?

```
0000_0101_0000_1100_1001_0011_1000_000
$t2
$t1
   0000_1111_0000_1100_0000_0111_00000_000
$t0
Bit#
   31 30 29 28
        27 26 25 24
```


## NOT operation

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- NOT is a <u>pseudo-instruction</u> → uses the NOR native instruction
  - o a NOR b == NOT (a OR b)
  - nor \$t0, \$t1, \$zero

#### NOR



#### NOT




$$Y = \overline{A + B}$$


$$Y = \overline{A}$$

Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	

Α	Y
0	1
1	0



\$t0



# Instructions: Logical immediates

- One of the inputs is an immediate instead of a register
- Examples:


```
ori $t0, $t1, 5
andi $t0, $t1, 15
```


## Shifters


- Shifters are used in computer programming to optimize mathematical operations, manipulating data at the bit level, implementing certain algorithms efficiently.
- Two types of shifters: Logical and Arithmetic

## **Shift Right Logical**

## **Shift Right Arithmetic**









# Shifters - Logical Example - My Turn


- Logical shifter (<<, >>): shifts or moves bits to left (<<) or right</li>
   (>>) and fills empty spaces with 0's
  - o srl: Shift right logical:
  - o sll: Shift left logical:


### **Shift Right Logical**





#### **Shift Left Logical**





# Shifters - Logical Example - My Turn

- Logical shifter (<<, >>): shifts or moves bits to left (<<) or right</li>
   (>>) and fills empty spaces with 0's
  - o srl: Shift right logical
  - o s11: Shift left logical

sll \$t0, \$t1, 3
What is \$t0 in binary and hex?
\$t1 = 0b
\$t0 = 0b

#### 8-bit Registers

\$t0	0x00
\$t1	0x0B
\$t2	0x0C
\$t3	0x0D

# Shifters - Logical Example - Your Turn

- Logical shifter (<<, >>): shifts or moves bits to left (<<) or right</li>
   (>>) and fills empty spaces with 0's
  - o srl: Shift right logical
  - o s11: Shift left logical

= 0x

srl \$t0, \$t2, 2
What is \$t0 in binary and hex?
\$t2 = 0b
\$t0 = 0b

#### 8-bit Registers


\$t0	0x00
\$t1	0x0B
\$t2	0x0C
\$t3	0x0D

## Shifters - Arithmetic Example


- Arithmetic shifter (>>>, <<<): right shift (>>>), fills empty spaces with the old most significant bit (MSB), left shift (<<<) is the same as logical shifter (<<)</li>
  - o **sra:** Shift right arithmetic:
  - o **sll**: Shift left logical:

## 11001 >>> 2 = 11110 MAMA 11001 << 2 = 00100


#### **Shift Right Arithmetic**



## **Shift Left Logical**



#### **After**



$$b_6$$
  $b_5$   $b_4$   $b_3$   $b_2$   $b_1$   $b_0$   $0$ 

## Where are shifters used?

- 1. Shifters as Multipliers and Dividers
  - Arithmetic shifters are useful for low cost and quick math
    - $A <<< N = A \times 2^N \rightarrow Multiply by powers of 2$
    - $A >>> N = A \div 2^N \rightarrow Divide by powers of 2$

2. Shifters are often used for memory address calculation

# Shifters as Mult and Div - Example - My Turn

#### Assume Two's Complement numbers

• 
$$A \ll N = A \times 2^N$$

Decimal

Decimal

• 
$$A >>> N = A \div 2^N$$

• Example: 0b11000 >>> 2 = 0b\_\_\_\_\_ ( \_\_\_ ÷ \_\_\_ = \_\_\_)
Shift in the MSB to maintain sign (+)

## Shifters as Mult and Div - Example - Your Turn

Assume Two's Complement numbers

• 
$$A \ll N = A \times 2^N$$

o Example: 0b111101 << 3 = 0b\_\_\_\_\_ ( \_\_\_ x \_\_ = \_\_\_)</pre>

Decimal

Decimal

• 
$$A >>> N = A \div 2^N$$

• Example: 0b001000 >>> 1 = 0b\_\_\_\_\_ ( \_\_\_ ÷ \_\_\_ = \_\_\_)
Shift in the MSB to maintain sign (+)

## Memory Address Calculation Example

- Shifters are often used for memory address calculation
- Example Python code: g = A[8]
  - Variable g in \$s1, index 8 in \$s2, base address of A in \$s3

Compiled MIPS code:

```
sll $s2, $s2, 2  # multiply index by 4 (word -> byte)
add $s3, $s3, $s2  # add the offset to base address of A
lw $s1, 0($s3)  # load word A[8] to $s1
```


## Part 1 - Machine Coding - Basics

- We will go through the MIPS Reference Card that you will bring to the exam (find it on eLearning)
- Today, we will be Human Assemblers
  - Convert Assembly language to Binary

You will need the MIPS reference card to help me answer questions

## MIPS Reference Card - pdf on elearning

#### you can bring this to the exam



DECOL	EC DACE	CONVER	INDIA	ecil	OMV	016		3	
MIPS	(I) MIPS	(2) MIPS	SIUN, A	JUII :	Hexa-	ASCII	1 17	Hexa-	ASCI
pcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char
31:26)	(5:0)	(5:0)	Dinary	mal	mal	acter	mal	mal	acter
1)	s11	add.f	00 0000	0	0	NUL	64	40	(a)
.,		sub.f	00 0001	1	1	SOH	65	41	A
1	srl	mul.f	00 0010	2		STX	66	42	В
al	sra	div.f	00 0011	3	3	ETX	67	43	C
peq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
one		abs.f	00 0101	5	5	ENQ	69	45	E
lez	srlv.	mov,f	00 0110	6	6	ACK	70	46	F
gtz	srav	neg/	00 0111	7	7	BEL	71	47	G
ddi	ir	negy	00 1000	8	8	BS	72	48	H
ddiu	jalr		00 1001	9	9	HT	73	49	ī
lti	movz		00 1010	10	a	LF	74	4a	j
ltiu	movn		00 1011	11	b	VT	75	4b	K
ndi	syscall	round.wf	00 1100	12	c	FF	76	4c	L
ri	break	trunc.wf	00 1101	13	d	CR	77	4d	M
ori	3.3	ceil.wf	00 1110	14	c	SO	78	4c	N
ui	sync	floor.w.f	00 1111	15	f	SI	79	4f	0
	mfhi		01 0000	16	10	DLE	80	50	P
2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo.	movn.f	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	Ic	FS	92	5c	1
			01 1101	29	1d	GS	93	5d	Ĭ
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	-
b	add	cvt.s.f	10 0000	32	20	Space	96	60	
h	addu	cvt.d.f	10 0001	33	21	!	97	61	a
wl	sub		10 0010	34	22		98	62	ь
w	subu		10 0011	35	23	#	99	63	C
.bu	and	cvt.wf	10 0100	36	24	S	100	64	d
hu	or		10 0101	37	25	%	101	65	e
WI	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	- 15	103	67	g
b			10 1000		28	(	104	68	h
h			10 1001	41	29	)	105	69	i
wl	slt		10 1010	42	2a		106	6a	j
W	sltu		10 1011	43	2b	+	107	6b	k
			10 1100		2c	1	108	6c	1
			10 1101	45	2d	-	109	6d	m
wr			10 1110	46	2e		110	6e	n
ache			10 1111	47	2f	1	111	6f	0
1	tge	c.ff	11 0000	48	30	0	112	70	P
wcl	tgeu	c.un.f	11 0001	49	31	1	113	71	q
wc2	tlt	c.eq.f	11 0010	50	32	2	114	72	r
ref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.	11 0100	52	34	4	116	74	t
dcl		c.ult.f	11 0101	53	35	5	117	75	u
dc2	tne	c.ole,f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
С.		c.sf.f	11 1000	56	38	8	120	78	x
wcl		c.nglef	11 1001	57	39	9	121	79	У
wc2		c.seq.f	11 1010	58	3a		122	7a	Z
		c.ngl.f	11 1011	59	3b	- ;	123	7b	-{
		c.lt.f	11 1100	60	3c	<	124	7c	
dcl		c.nge,f	11 1101	61	3d	-	125	7d	}
dc2		c.le.f	11 1110	62	3e	>	126	7e	~
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL
1) onco	de(31:26) =	= 0	11 1111	03	31	- 1	121	/1	Di

) opcode(31:26) —  $17_{\rm ten}$  ( $11_{\rm hex}$ ); if fmt(25:21)— $16_{\rm ten}$  ( $10_{\rm hex}$ ) f = s (single); if fmt(25:21)— $17_{\rm ten}$  ( $11_{\rm hex}$ ) f = d (double)

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Compu

STANDARD			IEEE 754 Symbols				
	(r-	nonent Die-	E	xpone			
$(-1)^S \times (1 + Fract$	tion) × 2 <sup>(EX</sup>	ponent - Bias)		0	0	± 0	
where Single Pr	ecision Bias	s = 127		0	≠0	± Denorm	
Double Precisio				MAX	- 1 anything	± Fl. Pt. Nun	
IEEE Single Pro	nelelen			MAX	≠0	±∞ NaN	
					X = 255, D.P.		
Double Precision		s:			. 255, D.P.	2047	
	Exponent		Fr	action			
31 30		3 22	-		- 10	0	
S 63 62	Exponent	52 51	- 8	Fractic	on >>		
MEMORY ALLO	CATION	52 51	STA	CK F	RAME	0	
		Stack	0.7	Г.	IAME.	Higher	
\$sp → 7fff ff	fc <sub>hex</sub>	- I		- 1	Argument 6	Memory	
		<b>↓</b>			Argument 5	Addresses	
		<b>A</b>	Sfp				
	Dom	amic Data		S	aved Registers	Stack	
\$gp →1000 800	00 <sub>hex</sub>	amic Data		-		Grows	
	Sta	atic Data		r	ocal Variables		
1000 000	00 <sub>hex</sub>		\$sp	- 1	Aimoreo	*	
pc →0040 000	· ·	Text	Jap			Lower	
pc0040 000	hex					Memory	
	Ohex R	eserved				Addresses	
				L		_	
DATA ALIGNME	ENT						
		Doub	le Word				
	Word		Word				
Halfw	ord 1	Halfword	Halfw	ord	ord		
Byte	Byte B	yte Byte	Byte Byte		Byte	Byte	
0	1 2	3	4 5		6 7		
					ess (Big Endia	in)	
EXCEPTION CO	ONTROL F			AND:		_	
B D		Interr			Exception Code		
31		15	K 8	6	Code	,	
71		Pendi			U	EI	
_		Interr			M	LE	
nn n 1 n 1		15	8		4	1 0	
BD = Branch Del		Jser Mode, EL	= Except	ion Le	vel, IE =Interr	upt Enable	
Number Name		of Exception	Number	Mor	e Cause of	Evention	
0 Int	Internur	t (hardware)	9	Bp	Breakpoint		
4 AdEL	A 11 T	rror Exception		RI	Reserved I		
4 Adel	(load or in	struction fetch	) 10	RI	Exce		
5 AdES		rror Exception	n 11	CpU	Copro		
20 000000		tore) Error on	100	-	Unimple		
6 IBE		error on ction Fetch	12	Ov	Arithmetic		
7 DBE	D E			Tr	Tr		
		d or Store	13				
8 Sys	Syscal	l Exception	15	FPE	Floating Poi	nt Exception	
SIZE PREFIXES	(10 <sup>x</sup> for I	Disk. Comm	unication	1: 2× f	or Memory)		
SI Size	Prefix	Symbol	IEC		Prefix	Symbol	
103	Kilo-	K	21	0	Kibi-	Ki	
10 <sup>6</sup>	Mega-	M	22	0	Mebi-	Mi	
109	Giga-	G	25	10	Gibi-	Gi	
1012	Tera-	T	24		Tebi-	Ti	
10	1 Cra-	1	1 2	5005	1 001-	11	

250

Pebi-

Exbi-

MIPS

Pi

Ei

IEEE 754 FLOATING-POINT

1015

Peta-


## The Stored Program

Machine Code

,	,00111101		macrimo Coac	
lw	\$t2,	32 (\$0	0)	0x8C0A0020
add	\$s0,	\$s1,	\$s2	0x02328020
addi	\$t0,	\$s3,	-12	0x2268FFF4
sub	\$t0,	\$t3,	\$t5	0x016D4022


Assembly Code

#### **Stored Program**




- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
  - No rewiring required
  - Simply store new program in memory (binary)
- "binary" would become shorthand for "binary executable compiler output"
  - Directories containing these files are called bin
- Program Counter (PC) is a register that holds the current instruction

We will be creating machine code from assembly code!




# MARS instruction memory ".text"



## Everything is a number

- MIPS Instructions are encoded in binary = "Machine Code"
  - Encoded as 32-bit instruction words
  - The operation code (opcode) specifies which instruction to execute
- Operands are also binary (e.g. Registers are numbers)
  - $\circ$  \$t0 \$t7 are reg's 8 15
  - \$t8 \$t9 are reg's 24 25
  - \$s0 − \$s7 are reg's 16 − 23

# Register Table in MARS




Value (data)

# Register Table is found on the Green Card


#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME NUMBER		USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No



Value (data)

## Register Table - location on the MIPS card



PCOD	ES, BASE	CONVER	SION, A	SCII	SYMB	OLS		3	
MIPS	(1) MIPS	(2) MIPS	.,,.			ASCII	n	Hexa-	ASCII
opcode	funct	funct	Binary	Deci-		Char-	Deci-	deci-	Char-
31:26)	(5:0)	(5:0)		mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
		sub.f	00 0001	1	1	SOH	65	41	A
4	srl	mul.f	00 0010	2	2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	ir		00 1000	8	- 8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	ь	VT	75	4b	K
andi	syscall	round.wf	00 1100	12	c	FF	76	4c	L
ori	break	trunc.wf	00 1101	13	d	CR	77	4d	M
xori		ceil.wf	00 1110	14	c	SO	78	4c	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	0
e e consti	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	o
(-/	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mt1o	movn.f	01 0011	19	13	DC3	83	53	S
	1000000		01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	Û
			01 0110	22	16	SYN	86	56	v
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	1
			01 1100	28	Ic	FS	92	5c	1
			01 1101	29	1d	GS	93	5d	1
			01 1110	30	1e	RS	94	5e	ĭ
			01 1111	31	1f	US	95	5f	
1b	add	cvt.s.f	10 0000	32	20	Space	96	60	-
1h	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub	cvc.u.y	10 0010	34	22	ii.	98	62	b
lw:	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.wf	10 0100	36	24	S	100	64	d
1hu	or	cocing	10 0101	37	25	%	101	65	6
lwr	xor		10 0110	38	26	&	102	66	f
TWI	nor		10 0111	39	27	,	103	67	
sh	HOL		10 1000	40	28	(	104	68	g h
sb			10 1000	41	29	)	105	69	i
swl	sit		10 1010	42	2a		106	6a	i
SWI	sltu		10 1011	43	2b	+	107	6b	i
	ma cu		10 1100	44	2c		108	6c	1
			10 1101	45	2d	- 1	109	6d	m
swr			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	1	111	6f	0
11	tge	c.ff	11 0000	48	30	0	112	70	p
lwcl	tgeu	c.un.f	11 0000	49	31	1	113	71	q
lwc2	tlt	c.eq.f	11 0010	50	32	2	114	72	r
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	s
brer	teq	c.olt.	11 0100	52	34	4	116	74	t
ldcl	rad	c.ult.f	11 0101	53	35	5	117	75	u
1dc2	tne		11 0110	54	36	6	118	76	v
1402	6-11th	c.ole.f	11 0111	55	37	7	119	77	w
80		c.uie.f	11 1000	56	38	8	120	78	x
swcl			11 1000	57	39	9	120	79	
swc1		c.ngle.f	11 1010	58	39 3a		121	7a	У
DWCZ		c.seq.f		59		1	122		Z
		c.ngl.f	11 1011		3b	į	123	7b	-{-
		c.lt.f	11 1100	60	3c	_		7c	1
sdcl		c.nge.f	11 1101	61	3d		125	7d	}
sdc2		c.le.f	11 1110	62	3e	?	126	7e	~
		c.ngt.f	11 1111	63	3f		127	7f	DEL

(2) opcode(31:26) =  $17_{\text{ten}} (11_{\text{hex}})$ ; if fmt(25:21)= $16_{\text{ten}} (10_{\text{hex}})$  f = s (single) if fmt(25:21)= $17_{\text{ten}} (11_{\text{hex}})$  f = d (double)

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Compu

STANDARD			_		EEE 754 S		
	(F	onest Die-		Expone		ion	Object
$(-1)^S \times (1 + Fract$	tion) × 2 <sup>(Exp</sup>	onent - Bias)		0	0		± 0
where Single Pr				0	≠(		± Denorm
Double Precisio			11	to MAX	- 1 anyth		± Fl. Pt. Nun
IEEE Cinals D	nelelen		$\vdash$	MAX	±(		±∞ NaN
IEEE Single Pro							1AX = 2047
Double Precision		s:			A - 255, D	.r. N	204/
	Exponent		1	raction			
31 30		22		The second		10	0
S 63 62	Exponent	52 51		Fractio	on	<i>3</i> 2	
MEMORY ALLO	CATION	32 31	ST	ACK FI	RAME		0
		Stack		Г	70.0		Higher
\$sp → 7fff ff	tchex				Argument	6	Memory Addresses
	- 1	<b>+</b>			Argument		Audresses
		<b>A</b>	51	p -	awad Dac-	tour	
	Dyna	mic Data		8	aved Regis	ACIS	Stack
\$gp →1000 800	00 <sub>hex</sub>			- 1			Grows
1000.000		tic Data		L	ocal Variab	oles	↓
1000 000			Ss	p_			
pc →0040 000	00hex	Text					Lower
		20					Memory Addresses
	0hex Re	served					Adutesses
DATA ALIGNME							-
- ALIVANIE		Donk	le Word	1			
_	Word	Doub	Word				
Halfw		Ialfword	TL 17		fwo		
				1175			
Byte	Byte By	te Byte	Byte	Byte	Byte	1	Byte
Value	of three lea	st significant	bits of b	yte addı	ess (Big Er	ndiar	n)
EXCEPTION CO	ONTROL R	EGISTERS:	CAUSE	AND	STATUS		
В		Interr			Exception	1	
D		Mas			Code		
31		15 Pendi	8	6	U	2	EII
		Interr			M		LE
		15	- 8		4		1 0
BD = Branch Del		ser Mode, EL	= Excep	tion Le	vel, IE =In	terru	pt Enable
EXCEPTION CO							
Number Name 0 Int	Cause o	f Exception (hardware)	Numb	er Name Bp			xception Exception
	Addrage E	rror Exception		_			struction
4 AdEL	(load or ins	truction fetch	) 10	RI	E:	хсер	tion
5 AdES		rror Exception	n 11	CpU			essor
20 000000		ore) Error on			Unin		overflow Overflow
6 IBE		tion Fetch	12	Ov		ксер	
7 DBE	Bus	Error on	13	Tr		Tra	
		or Store	-		PI C		
8 Sys	Syscall	Exception	15	FPE	Floating l	Poin	t Exception
SIZE PREFIXES	S (10 <sup>x</sup> for D	isk, Comm	unicatio	n; 2 <sup>x</sup> f	or Memor	v)	
SI Size	Prefix	Symbol	IEC	Size	Prefix		Symbol
10 <sup>3</sup>	Kilo-	K	1 :	210	Kibi-	$\neg$	Ki
10 <sup>6</sup>	Mega-	M	1 2	20	Mebi-		Mi
109	Giga-	G	1	30	Gibi-	$\dashv$	Gi
1012	Tera-	T		240	Tebi-	$\dashv$	Ti
10	r cra-	1	-		1 601-	_	11

250

Pebi-

Exbi-

Pi

Ei

IEEE 754 FLOATING-POINT


1015

Peta-

4

MIPS

## Core - Instructions / Operations



## Arithmetic and Logic functions

#### **CORE INSTRUCTION SET**

		FOR				
NAME, MNEMONIC						
Add	add	R				
Add Immediate	addi	I				
Add Imm. Unsigned	addiu	I				
Add Unsigned	addu	R				
And	and	R				
And Immediate	andi	I				
Nor	nor	R				
Or	or	R				
Or Immediate	ori	I				
Subtract	sub	R				
Subtract Unsigned	subu	R				

OPERATION (in Verilog)

R [Rrd] = R[rs] + R[rt]R [Rrt] = R[rs] + SignExtImmR [Rrt] = R[rs] + SignExtImmR [Rrd] = R[rs] + R[rt]R [Rrd] = R[rs] + R[rt]

R[rd] = R[rs] - R[rt]

R[rd] = R[rs] - R[rt]

OPCODE
/ FUNCT
(Hex)
(1)  $0/20_{hex}$ (1,2)  $8_{hex}$ (2)  $9_{hex}$   $0/21_{hex}$   $0/24_{hex}$ (3)  $c_{hex}$   $0/27_{hex}$ 

 $0/25_{hex}$ 

 $d_{hex}$ 

 $0/23_{hex}$ 

 $(1) 0/22_{\text{hex}}$ 

(3)

This column explains in verilog, a hardware description language, that describes the instruction's operation

- R[\*] is Register table
- M[\*] is the Memory

## Arithmetic and Logic functions

#### **CORE INSTRUCTION SET**

FOR-								
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)					
Add	add	R	R[rd] = R[rs] + R[rt]					
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm					
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm					
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]					
And	and	R	R[rd] = R[rs] & R[rt]					
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm					
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$					
Or	or	R	$R[rd] = R[rs] \mid R[rt]$					
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm					
Subtract	sub	R	R[rd] = R[rs] - R[rt]					
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]					

```
OPCODE
/ FUNCT
(Hex)
0 / 20<sub>hex</sub>
8<sub>hex</sub>
In this column are
footnotes
```

(3)

(#) are some instruction specific notes

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3)  $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$

#### **Example Footnote:**

add and sub instructions may cause an overflow exception


# Arithmetic and Logic functions

CORE INSTRUCTION SET						
		FOR-			/ FUNCT	
NAME, MNEMONIC		MAT	OPERATION (in Verilog)		(Hex)	
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>hex</sub>	
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>	
Add Imm. Unsigned	addiı	I	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>	
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$	
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$	
And Immediate	andi	Ι	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>hex</sub>	
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>hex</sub>	
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	$d_{\text{hex}}$	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>hex</sub>	
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$	
	'		7			

# This column explain how to create the machine code

Format is R, I or J type

# 3 Instruction formats (R-, I- and J- type)



## 3 Instruction formats (R-, I- and J- type)

- Formats determine how to write instructions into machine language
  - Then the CPU can read the machine language to decode the instruction
- 3 instruction formats all <u>32-bit width</u>
  - o **R-Type:** All Register operands
  - I-Type: Immediate operand
  - **J-Type:** for <u>J</u>umping
- The figure shows how the 32-bits are split into <u>fields</u>

							•			
BASIC INSTRUCTION FORMATS										
R	opcode	;	rs	rt		rd	sha	amt	funct	
	31	26 25	5 21	20	16	15	11 10	6.5	5	0
I	opcode	;	rs	rt			imn	nediate		
	31	26 25	5 21	20	16	15				0
J	opcode	;				address				
	31	26 25	5							$\cap$

## Arithmetic and Logic functions


#### **CORE INSTRUCTION SET** OPCODE FOR-FUNCT NAME, MNEMONIC **MAT** OPERATION (in Verilog) (Hex) $0/20_{\rm hex}$ Add R[rd] = R[rs] + R[rt](1)add $8_{\text{hex}}$ Add Immediate R[rt] = R[rs] + SignExtImm(1,2)addi $9_{\text{hex}}$ Add Imm. Unsigned addiu R[rt] = R[rs] + SignExtImm(2) $0/21_{hex}$ Add Unsigned R[rd] = R[rs] + R[rt]addu $0 / 24_{hex}$ And R[rd] = R[rs] & R[rt]and And Immediate R[rt] = R[rs] & ZeroExtImm(3)andi $c_{\text{hex}}$ 0 / 27<sub>hex</sub> $R[rd] = \sim (R[rs] \mid R[rt])$ Nor nor $0/25_{hex}$ Or R[rd] = R[rs] | R[rt]or Or Immediate $R[rt] = R[rs] \mid ZeroExtImm$ (3) ori d<sub>hex</sub> Subtract R[rd] = R[rs] - R[rt]sub $0/23_{hex}$ Subtract Unsigned R[rd] = R[rs] - R[rt]subu

Look at the Opcode/Funct to fill in the opcode and funct fields for each instruction


- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0}, immediate }

## R-type Instruction

#### **BASIC INSTRUCTION FORMATS**




- All instructions that have register operands only
  - o add, sub, and, or, srl, sll
- Instruction fields all unsigned
  - opcode: operation code (opcode) bitwidth = \_\_\_\_\_
  - o rs: first source register number bitwidth = \_\_\_\_\_\_
  - rt: second source register number bitwidth = \_\_\_\_\_
  - o rd: destination register number bitwidth = \_\_\_\_\_\_
  - shamt: shift amount (used for srl and sll only) bitwidth = \_\_\_\_\_
  - o funct: function code (extends opcode) bitwidth = \_\_\_\_\_\_




add \$t0, \$s1, \$s2

Looking at the Green Card, determine the machine code:

- What is the opcode/funct for add?
- 2. What are the operands for add? What is the order?
- 3. Translate from binary to hexadecimal



1. What is the opcode/funct for add?






add \$t0, \$s1, \$s2

2. What are the operands for add? What is the order?

The operand order: add rd, rs, rt

```
\begin{array}{ccccc} \textbf{CORE INSTRUCTION SET} & OPCODE \\ & & FOR- & /FUNCT \\ NAME, MNEMONIC & MAT & OPERATION (in Verilog) & (Hex) \\ Add & add & R & R[rd] = R[rs] + R[rt] & (1) & 0 / 20_{hex} \end{array}
```



#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No


Use the table for register mapping

Instruction in Binary

000000	10001	10010	01000	00000	100000
opcode (6bits)	rs (5bits)	rt (5bits)	rd (5bits) sh	namt (5bits)	funct (6bits)

Convert to Hex

## MARS assembler






srl \$s0, \$t1, 2

Looking at the Green Card, determine the machine code:

- What is the opcode/funct for srl?
- 2. What are the operands for srl? What is the order?
- 3. Translate from binary to hexadecimal



1. What is the opcode/funct for srl?


CORE INSTRUCTION SET					
		FOR-		/ FUNCT	
NAME, MNEMON	NIC	MAT	OPERATION (in Verilog)	(Hex)	
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$	0 / 00 <sub>hex</sub>	
Shift Right Logical	srl	R	$R[rd] = R[rt] \gg shamt$	$0/02_{hex}$	



### srl \$s0, \$t1, 2

- 1. What is the opcode/funct for srl?
- 2. What are the operands for srl? What is the order?

CORE INSTRUCTION SET OPCODE						
NAME, MNEMON	NIC	FOR- MAT		/ FUNCT (Hex)		
	sll		R[rd] = R[rt] << shamt	0 / 00 <sub>hex</sub>		
Shift Right Logical	srl	R	$R[rd] = R[rt] \gg shamt$	0 / 02 <sub>hex</sub>		




### srl \$s0, \$t1, 2

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION


NAME NUMBER		USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Use the table for register mapping



**Convert** to Hex

## MARS assembler



## Summary

- Logical operations
  - o and, or, andi, ori, nor
- Shifter operations
  - o sll, srl, sra
- MIPS has 3 instruction formats
  - R-, I- and J- type
  - This time we covered R-type
  - Next time we will expand to I- and J- type

**Next lecture** 

Machine Language -Part 2 (I- and J- type)

