
CS 2340 – Computer Architecture

8 System Software, Machine Language - Part 2 Dr. Alice Wang

- Q. How does a computer eat chips?
- A. With Mega-bytes

Research

Does MIPS have an XOR function? Yes!





XOR is true if and only if the inputs differ (one is true, one is false).

Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	0

Research

- What are some real-life ways to use OR in MIPS?
- Setting bits to "1" or bit-masking
- Example:
 - \$t0 = 0b0110_0001
 - You want to set bit 3 of \$t0 to "1", leaving the rest of the bits unchanged
 - o or \$t0, \$t0, 0x0000_1000
- \$t0 could be enable bits, flags

Review of Last Lecture

- Logical Operations
 - o and, or, not
- Shifters
 - o sll, srl, sra
- MIPS has 3 instruction formats
 - R-, I- and J- type
 - Last time R-type, This time I- and J- type
- More Examples for practice
 - MIPS interactive assembler, More <u>exercises</u>

MIPS Reference Card - pdf on elearning

you can bring this to the exam



noon	EC DAC	CONVE	CION .	001	evue	01.0		3	
PCOL	ES, BASI	CONVER	ISION, A				_	17	ACCII
	(1) MIPS			Deci-		ASCII	Deci-		ASCII
pcode	funct	funct	Binary	mal		Char-	mal	deci-	Char-
1:26)	(5:0)	(5:0)	101		mal	acter		mal	acter
1)	sll	add.f	00 0000	0	0	NUL	64	40	@
		sub.f	00 0001	1	1	SOH	65	41	A
	srl	mul.f	00 0010	2	2	STX	66	42	В
al	sra	div.f	00 0011	3	3	ETX	67	43	C
nea.	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
ne		abs f	00 0101	5	5	ENQ	69	45	E
lez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
	srav		00 0111	7	7	BEL	71	47	G
ogtz addi		neg/	00 1000	8	8	BS	72	48	H
ddiu	jr jalr		00 1000	9	9	HT	73	49	I
slti	movz			10			74	49 4a	J
			00 1010		a	LF			
sltiu	movn		00 1011	11	ь	VT	75	4b	K
indi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ri	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
ori		ceil.wf	00 1110	14	c	SO	78	4c	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	0
	mfhi		01 0000	16	10	DLE	80	50	P
2)	mthi		01 0001	17	11	DC1	81	51	Q
100	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mtlo	movn.f	01 0011	19	13	DC3	83	53	S
	0.07/		01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	Û
			01 0110	22	16	SYN	86	56	v
			01 0111	23	17	ETB	87	57	w
	mu1+		01 1000	24	18	CAN	88	58	X
			01 1000	25	19	EM	89	59	Y
	multu			26		SUB	90	5a	
	div		01 1010		1a				Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	1
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb.	add	cvt.s.f	10 0000	32	20	Space	96	60	-
lh	addu	cvt.d.f	10 0001	33	21	1	97	61	a
lw1	sub		10 0010	34	22	ii.	98	62	b
Lw	subu		10 0011	35	23	ži.	99	63	c
Lbu	and	cvt.wf	10 0100	36	24	\$	100	64	ď
Lhu	or	-1c. w.j	10 0100	37	25	%	101	65	e
				38	26	&	101	66	f
WI	xor		10 0110			oc.			
	nor		10 0111	39	27		103	67	g h
b			10 1000	40	28	(104	68	
h			10 1001	41	29)	105	69	i
wl	slt		10 1010	42	2a	*	106	6a	j
w	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	1
			10 1101	45	2d	-	109	6d	m
wr			10 1110	46	2e	- 10	110	6e	n
ache			10 1111	47	2f	1	111	6f	0
1	tge	c.ff	11 0000	48	30	0	112	70	p
	tge		11 0000	49	31	1	113	71	
wcl		c.un.f		50		2		72	q
Lwc2	tlt	c.eq.f	11 0010		32	3	114		r
oref	tltu	c.ueq.f	11 0011	51	33		115	73	S
	teq	c.olt.	11 0100	52	34	4	116	74	t
dcl		c.ult.f	11 0101	53	35	5	117	75	u
dc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule,f	11 0111	55	37	7	119	77	w
C		c.sf.f	11 1000	56	38	8	120	78	x
wcl		c.ngle.f	11 1001	57	39	9	121	79	У
wc2		c.seq.f	11 1010	58	3a	:	122	7a	z
		c.ngl.f	11 1011	59	3b	- 1	123	7b	1
		c.lt.f	11 1100	60	3c	- 2	124	7c	-
dcl						_	124		1
		c.nge.f	11 1101	61	3d	=		7d	}
dc2		c.le.f	11 1110	62	3e 3f	?	126 127	7e 7f	DEL
		c.ngt.f							

opcode(31:26) = 17_{ten} (11_{hex}); if fmt(25:21)= 16_{ten} (10_{hex}) f = s (single); if fmt(25:21)= 17_{ten} (11_{hex}) f = d (double)

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Compu

STANDARD	IIIVG-FC	ZIIN I				IFFF	754 Sym	hole
					Expon		Fraction	
$(-1)^S \times (1 + Fract)$	+ Fraction) × 2(Exponent - Bias)				0		0	± 0
		ecision Bias = 127,			0		≠0	± Denom
Double Precisio				1	to MA			± Fl. Pt. Nu
					MAZ		0	±∞
IEEE Single Precision and					MAZ		≠0	NaN
Double Precision		S.P. M.	4X = 2	55, D.P. N	MAX = 2047			
S	Exponent			1	Fractio	n		
31 30		23 22						
S	Exponer	nt			Fract	ion	77	
63 62		52 51						0
MEMORY ALLO	CATION		_	SI	ACK F	-HAM	E	Higher
\$sp -> 7fff ff	fchex	Stack						Memory
		Τ.					iment 6 iment 5	Addresse
		X		S	fp -	- ug	mion 5	1
		T				Saved	Registers	Stack
Sgp-▶1000 800	Dy	mamic Da	ıta					Grows
26h - 1000 and		Static Data	9					1
1000 000	00 _{bex}	matre 1780	*			Local	Variables	1
		Text		S	sp →			1000
pc →0040 000	00 _{hex}	- TOAL	_					Lower
		Reserved						Addresse
	0 _{hex}	Reserved						2000000000
DATA ALIGNME	ENT							
		1	Double	e Word	1			
	Word	1				Wor	d	
Halfw	ord	Halfwo	ed	Halfword Halfword				
Byte					11750000000000		Byte Byte	
Byte	Byte	Byte 1	yie 4	Бусс	5 Byte	6	Syle 7	Byte
Value	of three	least signi	ficant b	oits of b	yte ado	dress (Big Endia	n)
EXCEPTION CO	ONTROL	REGIST	ERS:	CAUSE	E AND	STA	rus	
В			Interru	pt		Exc	eption	
D			Mask				ode	
31		15	n:	8		5	2	
			Pendir				U M	E I L E
		15	menu	8			4	1 0
BD = Branch Del	lay, UM =	User Mo	de, EL	= Exce	ption L	evel, l	E =Interre	apt Enable
EXCEPTION CO								
Number Name		of Excep			er Nan	ne (Cause of I	exception
0 Int	Addrace	upt (hardy	vare)	9	Bp	- 1		Exception nstruction
4 AdEL	4 AdEL Address Error Exception (load or instruction fetch)			10	RI	1 1	Excep	
5 AdES	A 11.	Error Ex			C-I	.,	Coproc	
5 AdES		(store)		11	Cpl		Unimple	mented
6 IBE Bus Error on			12	O	, 1		Overflow	
Instruction Fetch			1.2			Excep	otion	
7 DBE		Bus Error on Load or Store			Tr		Tra	ap
8 Sys Syscall Exception			15	FP	E Flo	ating Poir	nt Exception	
SIZE PREFIXES	2 (10× for	Diek C	omm.	nicati	n. 2×	for M	amanı)	
SI Size	Prefix		mbol		Size		Prefix	Symbol
10 ³	Kilo-	3,	K		210		Kibi-	Ki
10 ⁶	Mega-	.	M	+ -	220		Mebi-	Mi
109	Giga-		G	+ :	230		Gibi-	Gi
1012		+	T	1	240		Tebi-	Ti
10**	Tera-	\perp	1	1 -	4,0		1 CD1-	- 11

250

Pebi-

Exbi-

MIPS

Pi


Ei

IEEE 754 FLOATING-POINT

1015

Peta-

Review: Translation Hierarchy



Static linking (there is also dynamic linking)

Assembler: Produces an Object Module

- Assembler translates assembly code program into machine instructions (0's and 1's)
- Provides information for building a complete program from the pieces. For an example UNIX system, 6 distinct pieces.
 - Header: described contents of object module
 - <u>Text segment: translated instructions</u>
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external references
 - Debug info: for associating with source code for a debugger

Static Linking

- Linker produces an executable image
 - Merges segments
 - Determines the address of labels
 - Patches location-dependent and external references
- Uses the relocation information and symbol table in each object to resolve undefined labels
 - For example in branches and jumps
- Static linking is done before execution
- Downsides of static linking
 - Library routines, which can be large, become part of the executable
 - Library routines won't get updates or new versions

Dynamic Linking Libraries (DLL's)

- Dynamic Linking: only link/load library procedure when it is called during execution
- Pro: Avoids image bloat caused by static linking of all referenced libraries
- Pro: Automatically picks up new library versions
- Cons: Security can be compromised by inserting a harmful DLL. DLL's are particularly vulnerable to malware.
- Cons: Compatibility is a challenge. If you update or replace the DLL, and the code was based on the previous version, your program can break.

Solar Winds hack - a faulty DLL



World ∨ Business ∨ Markets ∨ Sustainability ∨ Legal ∨ Breakingviews ∨ More ∨

Suspected Russian hackers spied on U.S. Treasury emails - sources

By Christopher Bing

December 13, 2020 10:06 PM CST · Updated 4 years ago





WASHINGTON (Reuters) - Hackers believed to be working for Russia have been monitoring internal email traffic at the U.S. Treasury and Commerce departments, according to people familiar with the matter, adding they feared the hacks uncovered so far may be the tip of the iceberg.

The hack is so serious it led to a National Security Council meeting at the White House on Saturday, said one of the people familiar with the matter.

Review: R-type - Instruction Example


opcode	rs	rt	rd	shamt	funct
6	5	5	5	5	6
bits	bits	bits	bits	bits	bits

- All instructions that have register operands only
 - o add, sub, and, or, srl, sll
- Instruction fields
 - opcode: operation code
 - o rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount
 - funct: function code (extends opcode)


R-type - Instruction Example



Order of operands: subu rd, rs, rt



R-type - Instruction Example




REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Use the table for register mapping \$v1 = _____ (0b_____) \$zero = ____ (0b_____) \$t0 = (0b)

R-type - Instruction Example



Convert to Hex

I-type instructions

CORE INSTRUCTI	CORE INSTRUCTION SET					
		FOR-		/ FUNCT		
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)	(Hex)		
Add	add	R	R[rd] = R[rs] + R[rt]	(1) $0/20_{\text{hex}}$		
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}		
Add Imm. Unsigned	addiı	I	R[rt] = R[rs] + SignExtImm	$(2) 9_{\text{hex}}$		
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	$0/21_{\text{hex}}$		
And	and	R	R[rd] = R[rs] & R[rt]	$0/24_{\text{hex}}$		
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	c_{hex}		
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0 / 27 _{hex}		
Or	or	R	$R[rd] = R[rs] \mid R[rt]$	0 / 25 _{hex}		
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3) d_{hex}		
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1) $0/22_{\text{hex}}$		
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	$0/23_{\text{hex}}$		

Next let's study I-type instructions

I-type instructions

CORE INSTRUCTION SET

FOR-						
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)			
Add	add	R	R[rd] = R[rs] + R[rt]			
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm			
Add Imm. Unsigned	addiu	Ι	R[rt] = R[rs] + SignExtImm			
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]			
And	and	R	R[rd] = R[rs] & R[rt]			
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm			
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$			
Or	or	R	$R[rd] = R[rs] \mid R[rt]$			
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm			
Subtract	sub	R	R[rd] = R[rs] - R[rt]			
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]			

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$

In this column are footnotes

- (#) are some instruction specific notes
- What does
 SignExtImm and
 ZeroExtImm mean?

Example:

OPCODE / FUNCT

(Hex)

 $0 / 20_{hex}$

(3)

addi and addiu verilog
has SignExtImm

Review: Sign Extension Immediate

- Sign bit copied to MSB's
- Number value is same

• Example 1:

```
16-bit representation of 3 = 0000_0000_0000_0011
```

```
    32-bit sign-extended value:
    0000_0000_0000_0000_0000_0011 is still 3
```

Example 2:

```
16-bit representation of -7 = 1111_1111_11001
```

```
    32-bit sign-extended value:
    1111_111_1111_1111_1111_1111_1001 is still -7
```

Zero Extension Immediate

- Zeros copied to MSB's
- Value changes for negative numbers

• Example 1:

```
    16-bit representation of 3 = 0000_0000_0000_0011
```


```
    32-bit sign-extended value:
    0000_0000_0000_0000_0000_0011 is still 3
```

Example 2:

```
    16-bit representation of -7 = 1111 1111 1111 1001
```

```
    32-bit sign-extended value:
    0000_0000_0000_0000_1111_111_111_11001 is not -7
```


I-type Instructions



- For immediate arithmetic and Load/Store instructions
 - opcode: operation code (unsigned)
 - rs: source register number (unsigned)
 - rt: destination or source register number (unsigned)
 - constant: two's complement constantOR
 - address offset: two's complement constant added to base address

e.g. lw/sw


e.g. addi, andi, ori




Order of operands: lw rt, Imm(rs)

CORE INSTRUC	TION S	ET		Ol	PCODE
NAME, MNEM	MONIC	FOR- MAT	OPERATION (in Verilog)		FUNCT (Hex)
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{\text{hex}}$

If there is just one number then it is only opcode, no funct



Order of operands: lw rt, Imm(rs)




REGISTER NAME, NUMBER, USE, CALL CONVENTION


NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Use the table for register mapping \$t4 = ____ (0b____ \$s3 = ___ (0b____






Convert to Hex



CORE INSTRUCTION	SET			OPCODE
NAME, MNEMONI	-300	OR- IAT	OPERATION (in Verilog)	/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1) $0/20_{\text{hex}}$
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	$(1,2)$ 8_{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2) 9_{hex}


If there is just one number then it is only opcode, no funct



Order of operands: addi rt, rs, Imm

CORE INSTRUCTION	SET			OPCODE
NAME, MNEMONIO	200 STEELS)R- AT	OPERATION (in Verilog)	/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1) $0/20_{\text{hex}}$
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2) 9_{hex}


If there is just one number then it is only opcode, no funct



REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
•	-	5	
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No


Use the table for register mapping \$t0 = _____ (0b_____) \$s1 = ____ (0b_____)



Convert to Hex

Machine code back to instruction - My Turn

Convert R-type 0x0107482a to MIPS assembly code



Convert to binary 0b_

opcode =

[Note all R-type have opcode = 0]

funct =

rs =

rt =

Ans:

Review: Branch and Jump

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1
- j L1
 - unconditional jump to instruction labeled L1

Allows us to perform if, while and for loops

I-type Branch instruction



- Branch instructions specifies
 - Opcode, two registers, 16-bit address offset
 - Note, target address is 32-bit
- Most branch targets are near branch in the memory
 - The offset is relative to the PC, that's why...
- Branch is also PC-relative addressing
 - Target address = (PC+4) + offset × 4
 - Note, PC is already incremented by 4

Review: Program Counter


Machine Code


 $0 \times 016 D4022$

Assembly Code \$t2, 32(\$0) 0x8C0A0020 add \$s0, \$s1, \$s2 0×02328020 addi \$t0, \$s3, -12 0x2268FFF4 \$t0, \$t3, \$t5


Program counter (PC) is a 32-bit register that contains the address of the current instruction being executed

Stored Program







PC shown in MARS



beq \$t0, \$t1, IfEqualCode

Order of operands: beq rs, rt, Label






beq \$t0, \$t1, IfEqualCode

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS
			A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Use the table for register mapping \$t0 = _____ (0b_____) \$11 = ____ (0b_____)




beq \$t0, \$t1, IfEqualCode

Calculate the Address offset by taking the difference between the Branch Target Address (IfEqualCode) vs the Current Instruction (PC+4)

```
Address
                Source
                            beq $t0, $t1, IfEqualCode
PC
      0x00400000 10:
PC+4
      0x00400004 11:
                            addi $s0, $s0, 5
                                                            Offset = 2 instructions
PC+8
      0x00400008 12:
                            j ExitCode
                                                            (IfEqualCode vs PC+4)
PC+12
      0x0040000c13: IfEqualCode: addi $50, $50, -5
PC+16
      0x0040001014: ExitCode: li $v0, 10
```





Convert to Hex


Note: If a branch backwards, then the offset is negative

J-type Instructions - PC-relative addressing

opcode	address
6 bits	26 bits

- All instructions that jump to a target address in the .text segment
 - o j (jump), jal (jump-and-link) in a future lecture
- 2 Instruction fields
 - opcode: operation code
 - address: Encode the (almost) full address into the instruction
 - Almost because a full address is 32-bits. We will borrow bits from the PC
- PC-relative addressing
 - Jump Target Address = {PC[31:28], address × 4}
 - Note: PC is already incremented by 4

J-type Instruction - My Turn



j ExitCode

```
CORE INSTRUCTION SET


FOR-
NAME, MNEMONIC MAT OPERATION (in Verilog)

Jump

J PC=JumpAddr

OPCODE
/FUNCT
(Hex)
(5)
2<sub>hex</sub>
```

J-type Instruction - My Turn



J-type Instruction - My Turn

Instruction in Binary	000010	00_0001_0000_0000_0000_0100	
opcode		Address offset	
6 bits		26 bits	

Convert to Hex

Summary

- MIPS has 3 instruction formats
 - R-, I- and J- type
- Practiced being an Assembler and converted assembly code to machine code and back

Next

Leaf and Non-leaf procedures

