

# CS 2340 – Computer Architecture



8 System Software, Machine Language - Part 2

Dr. Alice Wang

Q. How does a computer eat chips?  
A. With Mega-bytes

# Research

- Does MIPS have an XOR function? Yes!



XOR is true if and only if the inputs differ  
(one is true, one is false).

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

# Research

- What are some real-life ways to use OR in MIPS?
- Setting bits to “1” or bit-masking
- Example:
  - `$t0 = 0b0110_0001`
  - You want to set bit 3 of `$t0` to “1”, leaving the rest of the bits unchanged
  - `or $t0, $t0, 0x0000_1000`
- `$t0` could be enable bits, flags

# Review of Last Lecture

- Logical Operations
  - and, or, not
- Shifters
  - sll, srl, sra
- MIPS has 3 instruction formats
  - R-, I- and J- type
  - Last time R-type, This time I- and J- type
- More Examples for practice
  - [MIPS interactive assembler](#), More [exercises](#)

# MIPS Reference Card - pdf on eLearning

## you can bring this to the exam

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

## MIPS Reference Data

### CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	/FUNCT (Hex)
Add	add R [R]d = R[rs] + R[rt]	(1) 0/20hex	
Add Immediate	addi I R[Rs] = R[Rs] + SignExtImm	(1,2) 8hex	
Add Imm. Unsigned	addiu I R[Rs] = R[Rs] + SignExtImm	(2) 9hex	
Add Unsigned	addu R[Rs] = R[Rs] + R[rt]	0/21hex	
And	and R [R]d = R[rs] & R[rt]	0/24hex	
And Immediate	andi I R[Rs] = R[Rs] & ZeroExtImm	(3) 0hex	
Branch On Equal	beq I if(R[Rs]==R[Rs]) PC=PC+4+BranchAddr	(4) 4hex	
Branch On Not Equal	bne I if(R[Rs]!=R[Rs]) PC=PC+4+BranchAddr	5hex	
Jump	j J PC=JumpAddr	(5) 2hex	
Jump And Link	jal J [R31]-PC=&PC+JumpAddr	(5) 3hex	
Jump Register	jr R PC=R[rs]	0/08hex	
Load Byte Unsigned	lbu I R[rt] = (24'b0, M[R[rs] + SignExtImm](7:0))	(2) 24hex	
Load Halfword Unsigned	lhu I R[rt] = (16'b0, M[R[rs] + SignExtImm](15:0))	(2) 25hex	
Load Linked	ll I R[rt] = M[R[rs] + SignExtImm]	(2,7) 39hex	
Load Upper Imm.	lui I R[rt] = (imm, 16'b0)	5hex	
Load Word	lw I R[rt] = M[R[rs] + SignExtImm]	(2) 23hex	
Load Word Immediate	lwi I R[rt] = ~R[rs]   R[rt]	0/27hex	
Nor	nor R[Rd] = ~R[Rs]   R[Rs]	0/25hex	
Or	or R [R]d = R[rs]   R[rt]	0/25hex	
Or Immediate	ori I R[Rs] = R[Rs]   ZeroExtImm	(3) 24hex	
Set Less Than	slt R [R]d = (R[rs] < R[rt]) ? 1 : 0	0/26hex	
Set Less Than Imm.	slti I R[Rs] = (R[Rs] < SignExtImm) ? 1 : 0	(2) 26hex	
Set Less Than Imm. Unsigned	sltiu I R[Rs] = (R[Rs] < SignExtImm) ? 1 : 0	(2,6) 26hex	
Set Less Than Unsig.	sltu R [R]d = (R[rs] < R[rt]) ? 1 : 0	0/26hex	
Shift Left Logical	sll R [R]d = R[rt] << shamt	0/00hex	
Shift Right Logical	srl R [R]d = R[rt] >> shamt	0/02hex	
Store Byte	sb I M[R[rs] + SignExtImm](7:0) = R[rt](7:0)	(2) 29hex	
Store Conditional	sc I M[R[rs] + SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7) 38hex	
Store Halfword	sh I M[R[rs] + SignExtImm](15:0) = R[rt](15:0)	(2) 29hex	
Store Word	sw I M[R[rs] + SignExtImm] = R[rt]	(2) 29hex	
Subtract	sub R [R]d = R[rs] - R[rt]	(1) 0/22hex	
Subtract Unsigned	subu R [R]d = R[rs] - R[rt]	0/23hex	
(1) May cause overflow exception			
(2) R[Rs] = (16   immediate[15]), immediate			
(3) ZeroExtImm = ( 16   10, immediate )			
(4) BranchAddr = ( 14   immediate[15], immediate, 2'b0 )			
(5) JumpAddr = ( PC+4[7:3], address, 2'b0 )			
(6) Operands considered unsigned numbers (vs. 2's complement)			
(7) Atomic test&set pair, R[rt] = 1 if pair atomic, 0 if not atomic			

### BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
		26:25	21:20	16:15	11:10	6:5
I	opcode	rs	rt	rd	immediate	
		31	26:25	21:20	16:15	
R	opcode			address		
		31	26:25			

### ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-	MAT	OPERATION	OPCODE / FUNCT
Branch On FP True	bctf	FI	if(FPcond)PC=PC+4+BranchAddr	(4) 118/0~
Branch On FP False	bctfi	FI	if(!FPcond)PC=PC+4+BranchAddr	(4) 118/1~
Divide	div	R	Lo=R[Rs]/R[Rt]; Hi=R[Rs]%R[Rt]	0~118/1a
Divide Unsigned	divu	R	Lo=R[Rs]/R[Rt]; Hi=R[Rs]%R[Rt]	(6) 0~118/1b
FP Add Single	add.s	FR	F[Rd] = F[Rs] + F[Rt]	11/10/0~
FP Add	add	FR	F[Rd] = F[Rs] + F[Rt]	11/10/0~
FP Double			F[Rd] = F[Rs] + F[Rt]	11/11/0~
FP Compare Single	c.s*	FR	FPCond = (F[Rs] op F[Rt]) ? 1 : 0	11/10/0~
FP Compare	c.s*	FR	FPCond = (F[Rs] op F[Rt]) ? 1 : 0	11/10/0~
( <i>op</i> is <i>==</i> , <i>!=</i> , <i>&lt;</i> , <i>&lt;=</i> , <i>&gt;</i> , <i>&gt;=</i> , <i>&lt;=</i> , <i>&gt;=</i> , <i>&lt;=</i> , <i>&gt;=</i> )				
FP Divide Single	div.s	FR	F[Rd] = F[Rs] / F[Rt]	11/10/0~
FP Divide	div.d	FR	F[Rd] = F[Rs] / F[Rt]	11/11/0~
FP Multiply Single	mul.s	FR	F[Rd] = F[Rs] * F[Rt]	11/10/0~
FP Multiply	mul.d	FR	F[Rd] = F[Rs] * F[Rt]	11/11/0~
FP Subtract Single	sub.s	FR	F[Rd] = F[Rs] - F[Rt]	11/10/0~
FP Subtract	sub.d	FR	F[Rd] = F[Rs] - F[Rt]	11/11/0~
Load FP Single	lwc1	I	F[Rt] = M[R[Rs]+SignExtImm]	(2) 31/0~118
Load FP Double	lwc2	I	F[Rt] = M[R[Rs]+SignExtImm]	(2) 35/0~118
Move From Hi	mfr1	R	R[Rd] = Hi	0~118/10
Move From Lo	mfr0	R	R[Rd] = Lo	0~118/12
Move From Control	mfc0	R	R[Rd] = CR[Rs]	0~118/10
Multiply	mult	R	(Hi,Lo) = R[Rs] * R[Rt]	0~118/18
Multiply Unsigned	multu	R	(Hi,Lo) = R[Rs] * R[Rt]	(6) 0~118/19
Shift Right Arith.	sra	R	R[Rd] = R[Rt] >>> shamt	0~118/0~3
Store FP Single	swc1	I	M[R[Rs]+SignExtImm] = F[Rt]	(2) 39/0~118
Store FP	swc2	I	M[R[Rs]+SignExtImm] = F[Rt]	(2) 39/0~118
Double			M[R[Rs]+SignExtImm+4] = F[Rt+1]	(2) 39/0~118

### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
FI	opcode	fmt	ft	immediate		
	31	26 25	21 20	16 15		

### PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	b.lt iR[Rs]>R[Rt] PC = Label	
Branch Greater Than	b.gt iR[Rs]>R[Rt] PC = Label	
Branch Less Than or Equal	b.le iR[Rs]>R[Rt] PC = Label	
Branch Greater Than or Equal	b.ge iR[Rs]>R[Rt] PC = Label	
Load Immediate	li R[Rd] = immediate	
Move	move R[Rd] = R[Rt]	

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED/ACROSS CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

### OPCODE

### OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS (31:26)	MIPS (25:21)	MIPS (20:16)	Binary	Decimal	Hex	Char	ASCII
(1) all	sub	sub	000000	0	NUL	64	0
j	srl	mul	000001	1	SOH	65	1
j	sra	div	000010	2	STX	66	2
beq	sllv	sqrv	000011	3	ETX	67	3
bne	sllv	abvf	000100	4	EOT	68	4
bge	sllv	abvf	000101	5	ENQ	69	5
bltz	sllv	abvf	000110	6	ACK	70	6
bltz	sllv	negf	000111	7	BEL	71	7
addi	jr		001000	8	BS	72	8
addiu	jalr		001001	9	HT	73	9
sll	movz		001010	10	LF	74	10
slliu	movn		001011	11	b VT	75	11
andi	syncall	round	001100	12	c FF	76	12
srl	break	round	001101	13	CR	77	13
xori	floor	ceil	001110	14	e SO	78	14
lui	sync	floor	001111	15	f SI	79	15
(2) mthi	movef		010000	16	DL	80	16
mflr	movef		010001	17	DC1	81	17
mflr	movef		010010	18	DC2	82	18
mflr	movef		010011	19	DC3	83	19
(3) mthi	movef		010100	20	DC4	84	20
mthi	movef		010101	21	NAK	85	21
mthi	movef		010110	22	SYN	86	22
mthi	movef		010111	23	ETB	87	23
(4) mthi	movef		011000	24	CAN	88	24
mthi	movef		011001	25	EM	89	25
mthi	movef		011010	26	SUB	90	26
mthi	movef		011011	27	ESC	91	27
(5) mthi	movef		011100	28	FS	92	28
mthi	movef		011101	29	GS	93	29
mthi	movef		011110	30	RS	94	30
mthi	movef		011111	31	IF	95	31
(6) mthi	movef		100000	32	Space	96	32
lbu	add	cvtr	100001	33	21	97	33
lbu	sub	cvtr	100010	34	22	98	34
lbu	subu	cvtr	100011	35	23	99	35
lbu	add	cvtr	100100	36	24	100	36
lbu	xor	cvtr	100101	37	25	101	37
lbu	nor	cvtr	100110	38	26	102	38
lbu	nor	cvtr	100111	39	27	103	39
(7) mthi	movef		101000	40	28	104	40
lbu	add	cvtr	101001	41	29	105	41
lbu	add	cvtr	101010	42	2a	106	42
lbu	add	cvtr	101011	43	2b	107	43
(8) mthi	movef		101100	44	2c	108	44
lbu	add	cvtr	101101	45	2d	109	45
lbu	add	cvtr	101110	46	2e	110	46
lbu	add	cvtr	101111	47	2f	111	47
(9) mthi	movef		110000	48	30	112	48
lbu	add	cvtr	110001	49	31	113	49
lbu	add	cvtr	110010	50	32	114	50
lbu	add	cvtr	110011	51	33	115	51
(10) mthi	movef		110100	52	34	116	52
lbu	add	cvtr	110101	53	35	117	53
lbu	add	cvtr	110110	54	36	118	54
lbu	add	cvtr	110111	55	37	119	55
(11) mthi	movef		111000	56	38	120	56
lbu	add	cvtr	111001	57	39	121	57
lbu	add	cvtr	111010	58	3a	122	58
lbu	add	cvtr	111011	59	3b	123	59
(12) mthi	movef		111100	60	3c	124	60
lbu	add	cvtr	111101	61	3d	125	61
lbu	add	cvtr	111110	62	3e	126	62
lbu	add	cvtr	111111	63	3f	127	63

(1) opcode(31:26) = 0

(2) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>), if funt(25:21) = 10<sub>hex</sub> (10<sub>hex</sub>) / = (single), if funt(25:21) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(3) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(4) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(5) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(6) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(7) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(8) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(9) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(10) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(11) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(12) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(13) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(14) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(15) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(16) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(17) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(18) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(19) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(20) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(21) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(22) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(23) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(24) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(25) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(26) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(27) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(28) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(29) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(30) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(31) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(32) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(33) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(34) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(35) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(36) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(37) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(38) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(39) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(40) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(41) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(42) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(43) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(44) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(45) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(46) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(47) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(48) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(49) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)


(50) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(51) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(52) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

(53) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>) / = (double)

# Review: Translation Hierarchy



# Assembler: Produces an Object Module

- Assembler translates assembly code program into machine instructions (0's and 1's)
- Provides information for building a complete program from the pieces. For an example UNIX system, 6 distinct pieces.
  - **Header:** described contents of object module
  - **Text segment:** translated instructions
  - **Static data segment:** data allocated for the life of the program
  - **Relocation info:** for contents that depend on absolute location of loaded program
  - **Symbol table:** global definitions and external references
  - **Debug info:** for associating with source code for a debugger

# Static Linking

- Linker produces an executable image
  - Merges segments
  - Determines the address of labels
  - Patches location-dependent and external references
- Uses the relocation information and symbol table in each object to resolve undefined labels
  - For example in branches and jumps
- Static linking is done before execution
- Downsides of static linking
  - Library routines, which can be large, become part of the executable
  - Library routines won't get updates or new versions



# Dynamic Linking Libraries (DLL's)

- Dynamic Linking: only link/load library procedure when it is called during execution
- **Pro:** Avoids image bloat caused by static linking of all referenced libraries
- **Pro:** Automatically picks up new library versions
- **Cons:** Security can be compromised by inserting a harmful DLL. DLL's are particularly vulnerable to malware.
- **Cons:** Compatibility is a challenge. If you update or replace the DLL, and the code was based on the previous version, your program can break.

## Suspected Russian hackers spied on U.S. Treasury emails - sources

By **Christopher Bing**

December 13, 2020 10:06 PM CST · Updated 4 years ago

Aa



WASHINGTON (Reuters) - Hackers believed to be working for Russia have been monitoring internal email traffic at the U.S. Treasury and Commerce departments, according to people familiar with the matter, adding they feared the hacks uncovered so far may be the tip of the iceberg.


The hack is so serious it led to a National Security Council meeting at the White House on Saturday, said one of the people familiar with the matter.

# Review: R-type - Instruction Example



- All instructions that have register operands only
  - **add, sub, and, or, srl, sll**
- Instruction fields
  - opcode: operation code
  - rs: first source register number
  - rt: second source register number
  - rd: destination register number
  - shamt: shift amount
  - funct: function code (extends opcode)

# R-type - Instruction Example



**subu \$v1, \$zero, \$t0**

Order of operands: **subu rd, rs, rt**

## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)
Subtract	sub	R R[rd] = R[rs] - R[rt]
Subtract Unsigned	subu	R R[rd] = R[rs] - R[rt]


OPCODE  
/ FUNCT  
(Hex)

(1) 0 / 22<sub>hex</sub>

0 / 23<sub>hex</sub>

All R-type  
instructions have  
opcode = 0

# R-type - Instruction Example



## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Use the table for register mapping

\$v1 = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

\$zero = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

\$t0 = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

# R-type - Instruction Example

Instruction  
in Binary

000000	00000	01000	00011	00000	100011
opcode 6 bits	rs 5bits	rt 5 bits	rd 5 bits	shamt 5 bits	funct 6 bits

Convert  
to Hex

`subu $v1, $zero, $t0` → \_\_\_\_\_<sub>16</sub> in machine language

# I-type instructions

## CORE INSTRUCTION SET

NAME, MNEMONIC		FOR- MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R	$R[rd] = R[rs] + R[rt]$	(1) $0 / 20_{hex}$
Add Immediate	addi	I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) $8_{hex}$
Add Imm. Unsigned	addiu	I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) $9_{hex}$
Add Unsigned	addu	R	$R[rd] = R[rs] + R[rt]$	$0 / 21_{hex}$
And	and	R	$R[rd] = R[rs] \& R[rt]$	$0 / 24_{hex}$
And Immediate	andi	I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) $c_{hex}$
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$	$0 / 27_{hex}$
Or	or	R	$R[rd] = R[rs]   R[rt]$	$0 / 25_{hex}$
Or Immediate	ori	I	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3) $d_{hex}$
Subtract	sub	R	$R[rd] = R[rs] - R[rt]$	(1) $0 / 22_{hex}$
Subtract Unsigned	subu	R	$R[rd] = R[rs] - R[rt]$	$0 / 23_{hex}$

Next let's study  
I-type instructions

# I-type instructions

## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R $R[rd] = R[rs] + R[rt]$	(1) 0 / 20 <sub>hex</sub>
Add Immediate	addi	I $R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu	I $R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 <sub>hex</sub>
Add Unsigned	addu	R $R[rd] = R[rs] + R[rt]$	0 / 21 <sub>hex</sub>
And	and	R $R[rd] = R[rs] \& R[rt]$	0 / 24 <sub>hex</sub>
And Immediate	andi	I $R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c <sub>hex</sub>
Nor	nor	R $R[rd] = \sim (R[rs]   R[rt])$	0 / 27 <sub>hex</sub>
Or	or	R $R[rd] = R[rs]   R[rt]$	0 / 25 <sub>hex</sub>
Or Immediate	ori	I $R[rt] = R[rs]   \text{ZeroExtImm}$	(3) d <sub>hex</sub>
Subtract	sub	R $R[rd] = R[rs] - R[rt]$	(1) 0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R $R[rd] = R[rs] - R[rt]$	0 / 23 <sub>hex</sub>

**In this column are footnotes**

- (#) are some instruction specific notes
- What does SignExtImm and ZeroExtImm mean?

- (1) May cause overflow exception  
(2)  $\text{SignExtImm} = \{ 16\{\text{immediate}[15]\}, \text{immediate} \}$   
(3)  $\text{ZeroExtImm} = \{ 16\{1b'0\}, \text{immediate} \}$

**Example:**

**addi and addiu verilog  
has SignExtImm**




# Review: Sign Extension Immediate

- Sign bit copied to MSB's
- Number value is same
- **Example 1:**
  - 16-bit representation of 3 = 0000\_0000\_0000\_0011
  - 32-bit sign-extended value:  
0000\_0000\_0000\_0000\_0000\_0000\_0011 is still 3
- **Example 2:**
  - 16-bit representation of -7 = 1111\_1111\_1111\_1001
  - 32-bit sign-extended value:  
1111\_1111\_1111\_1111\_1111\_1111\_111\_1001 is still -7

# Zero Extension Immediate

- Zeros copied to MSB's
- Value changes for negative numbers
- **Example 1:**
  - 16-bit representation of 3 = 0000\_0000\_0000\_0011
  - 32-bit sign-extended value:  
0000\_0000\_0000\_0000\_0000\_0000\_0011 is still 3
- **Example 2:**
  - 16-bit representation of -7 = 1111\_1111\_1111\_1001
  - 32-bit sign-extended value:  
0000\_0000\_0000\_0000\_1111\_1111\_111\_1001 is not -7

# I-type Instructions



- For immediate arithmetic and Load/Store instructions

- **opcode:** operation code (unsigned)
- **rs:** source register number (unsigned)
- **rt:** destination or source register number (unsigned)
- **constant:** two's complement constant


**OR**

- **address offset:** two's complement constant added to base address

← e.g. addi, andi, ori

← e.g. lw/sw

# I-type Instruction Example – My Turn



**`lw $t4, 8($s3)`**


**Order of operands: `lw rt, Imm(rs)`**

## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Load Word	<code>lw</code>	<code>I R[rt] = M[R[rs]+SignExtImm]</code>	(2) <code>23<sub>hex</sub></code>
Store Word	<code>sw</code>	<code>I M[R[rs]+SignExtImm] = R[rt]</code>	(2) <code>2b<sub>hex</sub></code>

If there is just one number then it is only opcode, no funct


# I-type Instruction Example – My Turn



**lw \$t4, 8(\$s3)**

Order of operands: **lw rt, Imm(rs)**

# I-type Instruction Example – My Turn



**lw \$t4, 8(\$s3)**

**REGISTER NAME, NUMBER, USE, CALL CONVENTION**

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No


Use the table for register mapping

\$t4 = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

\$s3 = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

# I-type Instruction Example – My Turn


Instruction  
in Binary



Convert  
to Hex

`lw $t4, 8($s3)` → \_\_\_\_\_<sub>16</sub> in machine language

# I-type Instruction Example – Your Turn



**addi \$t0, \$s1, 5**

## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R $R[rd] = R[rs] + R[rt]$	(1) $0 / 20_{\text{hex}}$
Add Immediate	addi	I $R[rt] = R[rs] + \text{SignExtImm}$	(1,2) $8_{\text{hex}}$
Add Imm. Unsigned	addiu	I $R[rt] = R[rs] + \text{SignExtImm}$	(2) $9_{\text{hex}}$

If there is just one number then it is only opcode, no funct



# I-type Instruction Example – Your Turn



**addi \$t0, \$s1, 5**


Order of operands: **addi rt, rs, Imm**

## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT		OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	R	$R[rd] = R[rs] + R[rt]$	(1) $0 / 20_{\text{hex}}$
Add Immediate	addi	I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) $8_{\text{hex}}$
Add Imm. Unsigned	addiu	I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) $9_{\text{hex}}$

If there is just one  
number then it is only  
opcode, no funct

# I-type Instruction Example – Your Turn



**addi \$t0, \$s1, 5**

**REGISTER NAME, NUMBER, USE, CALL CONVENTION**

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No


Use the table for register  
mapping

\$t0 = \_\_\_\_\_ ( 0b\_\_\_\_\_)

\$s1 = \_\_\_\_\_ ( 0b\_\_\_\_\_)

# I-type Instruction Example – Your Turn

Instruction  
in Binary



Convert  
to Hex

`addi $t0, $s1, 5` → \_\_\_\_\_<sub>16</sub> in machine language

# Machine code back to instruction – My Turn

**Convert R-type 0x0107482a to MIPS assembly code**



**Convert to binary 0b\_\_\_\_\_**

**opcode =**

**[Note all R-type have opcode = 0]**

**funct =**

**Ans: \_\_\_\_\_**

**rs =**

**rt =**

**rd =**

# Review: Branch and Jump

- **Branch** to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- **beq rs, rt, L1**
  - if (rs == rt) branch to instruction labeled L1
- **bne rs, rt, L1**
  - if (rs != rt) branch to instruction labeled L1
- **j L1**
  - unconditional jump to instruction labeled L1

Allows us to perform if, while and for loops

# I-type Branch instruction



- Branch instructions specifies
  - Opcode, two registers, 16-bit address offset
  - Note, target address is 32-bit
- Most branch targets are near branch in the memory
  - The offset is relative to the PC, that's why...
- Branch is also PC-relative addressing
  - Target address =  $(PC+4) + \text{offset} \times 4$
  - Note, PC is already incremented by 4

# Review: Program Counter

## Assembly Code

## Machine Code

lw	\$t2, 32(\$0)	0x8C0A0020
add	\$s0, \$s1, \$s2	0x02328020
addi	\$t0, \$s3, -12	0x2268FFF4
sub	\$t0, \$t3, \$t5	0x016D4022

## Stored Program

Address	Instructions
⋮	⋮
0040000C	0 1 6 D 4 0 2 2
00400008	2 2 6 8 F F F 4
00400004	0 2 3 2 8 0 2 0
00400000	8 C 0 A 0 0 2 0
⋮	⋮


Main Memory

- Program counter (PC) is a 32-bit register that contains the address of the current instruction being executed

\$t8	24	0x00000000
\$t9	25	0x00000000
\$k0	26	0x00000000
\$k1	27	0x00000000
\$gp	28	0x10008000
\$sp	29	0x7fffeffc
\$fp	30	0x00000000
\$ra	31	0x00000000
pc		0x00400000
hi		0x00000000
lo		0x00000000

PC shown in MARS

# I-type Branch - My Turn




**beq \$t0, \$t1, IfEqualCode**

Order of operands: **beq rs, rt, Label**

CORE INSTRUCTION SET				OPCODE / FUNCT (Hex)
NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)		
Branch On Equal    beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr*4	(4)	4 <sub>hex</sub>
Branch On Not Equal    bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr*4	(4)	5 <sub>hex</sub>



# I-type Branch - My Turn



**beq \$t0, \$t1, IfEqualCode**

**REGISTER NAME, NUMBER, USE, CALL CONVENTION**


NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	No

Use the table for register  
mapping

\$t0 = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

\$11 = \_\_\_\_\_ ( 0b\_\_\_\_\_ )

# I-type Branch – My Turn



**beq \$t0, \$t1, IfEqualCode**


**Calculate the Address offset by taking the difference between the Branch Target Address (IfEqualCode) vs the Current Instruction (PC+4)**

	Address	Source
PC	0x00400000	10: beq \$t0, \$t1, IfEqualCode
PC+4	0x00400004	11: addi \$s0, \$s0, 5
PC+8	0x00400008	12: j ExitCode
PC+12	0x0040000c	13: IfEqualCode: addi \$s0, \$s0, -5
PC+16	0x00400010	14: ExitCode: li \$v0, 10

Offset = 2 instructions  
(IfEqualCode vs PC+4)

# I-type Branch - My Turn

Instruction  
in Binary




Convert  
to Hex

`beq $t0,$t1,IfEqualCode` → \_\_\_\_\_<sub>16</sub> in machine language


Note: If a branch backwards, then the offset is negative

# J-type Instructions - PC-relative addressing



- All instructions that jump to a target address in the .text segment
  - **j** (jump), **jal** (jump-and-link) *in a future lecture*
- 2 Instruction fields
  - **opcode:** operation code
  - **address:** Encode the (almost) full address into the instruction
    - Almost because a full address is 32-bits. We will borrow bits from the PC
- PC-relative addressing
  - $\text{Jump Target Address} = \{\text{PC}[31:28], \text{address} \times 4\}$
  - Note: PC is already incremented by 4

# J-type Instruction - My Turn



**j** ExitCode

CORE INSTRUCTION SET			OPCODE / FUNCT (Hex)
NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)	
Jump	j	PC=JumpAddr	(5) 2 <sub>hex</sub>

# J-type Instruction – My Turn

000010

opcode  
6 bits

Address offset  
26 bits

**j ExitCode**

Address	Source
0x00400000	10: beq \$t0, \$t1, IfEqualCode
0x00400004	11: addi \$s0, \$s0, 5
0x00400008	12: j ExitCode
0x0040000c	13: IfEqualCode: addi \$s0, \$s0, -5
0x00400010	14: ExitCode: li \$v0, 10

JTA

Compute 26-bit address offset from a 32-bit Label in 4 steps

(1) Start with Label (ExitCode) or Jump Target Address (JTA) \_\_\_\_\_

(2) Remove top 4 bits (equivalent to mod 28) \_\_\_\_\_

(3) Shift right by 2 (equivalent to divide by 4) \_\_\_\_\_

(4) Address is the resulting 26-bits \_\_\_\_\_

# J-type Instruction - My Turn

Instruction  
in Binary

000010

opcode  
6 bits

00\_0001\_0000\_0000\_0000\_0000\_0100

Address offset  
26 bits

Convert  
to Hex

j **ExitCode** → \_\_\_\_\_<sub>16</sub> in machine language

# Summary

- MIPS has 3 instruction formats
  - R-, I- and J- type
- Practiced being an Assembler and converted assembly code to machine code and back



Next

# Leaf and Non-leaf procedures

