Block or report user

Pinned repositories

  1. AI

    Python 1

  2. Digital-System-Design-and-Generation

    Digital System Design and Generation - System Verilog Projects

    Verilog 2 1

  3. Embedded

    Verilog

47 contributions in the last year

Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Mon Wed Fri

Contribution activity

May - June 2018

rishikanthc has no activity yet for this period.

April 2018

Seeing something unexpected? Take a look at the GitHub profile guide.