Block or report user

Pinned repositories

  1. AI

    Python 1

  2. Digital-System-Design-and-Generation

    Digital System Design and Generation - System Verilog Projects

    Verilog 1

  3. Embedded

    Verilog

106 contributions in the last year

Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Mon Wed Fri

Contribution activity First issue First repository Joined GitHub

January 2018

16 contributions in private repositories Jan 2 – Jan 9

Seeing something unexpected? Take a look at the GitHub profile guide.