

# Computer Instructions


- Computer instructions are a set of machine language instructions that a particular processor understands and executes. A computer performs tasks on the basis of the instruction provided.

- An instruction comprises of groups called fields. These fields include:
- The Operation code (Opcode) field which specifies the operation to be performed.
- The Address field which contains the location of the operand, i.e., register or memory location.
- The Mode field which specifies how the operand will be located.

A basic computer has three instruction code formats which are:

- Memory - reference instruction
- Register - reference instruction
- Input-Output instruction

Figure 5-5 Basic computer instruction formats.



(a) Memory – reference instruction



(b) Register – reference instruction



(c) Input – output instruction

Memory - reference instruction

Register - reference instruction

# Input-Output instruction

- Just like the Register-reference instruction, an Input-Output instruction does not need a reference to memory and is recognized by the operation code 111 with a 1 in the leftmost bit of the instruction. The remaining 12 bits are used to specify the type of the input-output operation or test performed.



- Note
- The three operation code bits in positions 12 through 14 should be equal to 111. Otherwise, the instruction is a memory-reference type, and the bit in position 15 is taken as the addressing mode I.
- When the three operation code bits are equal to 111, control unit inspects the bit in position 15. If the bit is 0, the instruction is a register-reference type. Otherwise, the instruction is an input-output type having bit 1 at position 15.

TABLE 5-2 Basic Computer Instructions

Symbol	Hexadecimal code		Description
	$I = 0$	$I = 1$	
AND	0xxx	8xxx	AND memory word to <i>AC</i>
ADD	1xxx	9xxx	Add memory word to <i>AC</i>
LDA	2xxx	Axxx	Load memory word to <i>AC</i>
STA	3xxx	Bxxx	Store content of <i>AC</i> in memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear <i>AC</i>
CLE	7400		Clear <i>E</i>
CMA	7200		Complement <i>AC</i>
CME	7100		Complement <i>E</i>
CIR	7080		Circulate right <i>AC</i> and <i>E</i>
CIL	7040		Circulate left <i>AC</i> and <i>E</i>
INC	7020		Increment <i>AC</i>
SPA	7010		Skip next instruction if <i>AC</i> positive
SNA	7008		Skip next instruction if <i>AC</i> negative
SZA	7004		Skip next instruction if <i>AC</i> zero
SZE	7002		Skip next instruction if <i>E</i> is 0
HLT	7001		Halt computer
INP	F800		Input character to <i>AC</i>
OUT	F400		Output character from <i>AC</i>
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	F040		Interrupt off

# Instruction Set Completeness

- A set of instructions is said to be complete if the computer includes a sufficient number of instructions in each of the following categories:
- Arithmetic, logical and shift instructions
- A set of instructions for moving information to and from memory and processor registers.
- Instructions which controls the program together with instructions that check status conditions.
- Input and Output instructions

- Arithmetic, logic and shift instructions provide computational capabilities for processing the type of data the user may wish to employ.

- A huge amount of binary information is stored in the memory unit, but all computations are done in processor registers. Therefore, one must possess the capability of moving information between these two units.

- Program control instructions such as branch instructions are used change the sequence in which the program is executed.

- Input and Output instructions act as an interface between the computer and the user. Programs and data must be transferred into memory, and the results of computations must be transferred back to the user.

- A Computer uses a memory unit with 256 K words of 32 bit each. A binary instruction code is stored in one of the memory. The instruction has four parts : an indirect bit, an operation code, a register code to specify one of the 64 registers and an address part.
- A) how many bits are there in the operation code, the register code part and the address code?
- B) Draw the instruction code format and indicate no of bits in each part.
- C) How many bits are there in the data and address inputs of the memory



$$256 \text{ K} = 2^8 \times 2^{10} = 2^{18}$$

$$64 = 2^6$$

(a) Address: 18 bits  
Register code: 6 bits  
Indirect bit: 1 bit  
25 32 – 25 = 7 bits for opcode.

(b) 1 7 6 18 = 32 bits




(c) Data: 32 bits; address: 18 bits.

# Basic Registers

Register symbol	Number of bits	Register name	Function
<i>DR</i>	16	Data register	Holds memory operand
<i>AR</i>	12	Address register	Holds address for memory
<i>AC</i>	16	Accumulator	Processor register
<i>IR</i>	16	Instruction register	Holds instruction code
<i>PC</i>	12	Program counter	Holds address of instruction
<i>TR</i>	16	Temporary register	Holds temporary data
<i>INPR</i>	8	Input register	Holds input character
<i>OUTR</i>	8	Output register	Holds output character

# Basic Computer Registers






Figure 5-4 Basic computer regions connected to a common bus.

The following control inputs are active in the bus system shown in Fig. 5-4. For each case, specify the register transfer that will be executed during the next clock transition.

	$S_2$	$S_1$	$S_0$	LD of register	Memory	Adder
<b>a.</b>	1	1	1	<i>IR</i>	Read	—
<b>b.</b>	1	1	0	<i>PC</i>	—	—
<b>c.</b>	1	0	0	<i>DR</i>	Write	—
<b>d.</b>	0	0	0	<i>AC</i>	—	Add

### 5.3

- (a) Memory read to bus and load to IR:  $IR \leftarrow M[AR]$
- (b) TR to bus and load to PC:  $PC \leftarrow TR$
- (c) AC to bus, write to memory, and load to DR:  
 $DR \leftarrow AC, \quad M[AR] \leftarrow AC$
- (d) Add DR (or INPR) to AC:  $AC \leftarrow AC + DR$

The following register transfers are to be executed in the system of Fig. 5-4. For each transfer, specify: (1) the binary value that must be applied to bus select inputs  $S_2$ ,  $S_1$ , and  $S_0$ ; (2) the register whose LD control input must be active (if any); (3) a memory read or write operation (if needed); and (4) the operation in the adder and logic circuit (if any).

- a.  $AR \leftarrow PC$
- b.  $IR \leftarrow M[AR]$
- c.  $M[AR] \leftarrow TR$
- d.  $AC \leftarrow DR, DR \leftarrow AC$  (done simultaneously)

MIT

	(1)	(2)	(3)	(4)
	<u><math>S_2 S_1 S_0</math></u>	<u>Load(LD)</u>	<u>Memory</u>	<u>Adder</u>
(a) $AR \leftarrow PC$	010 (PC)	AR	—	—
(b) $IR \leftarrow M[AR]$	111 (M)	IR	Read	—
(c) $M[AR] \leftarrow TR$	110 (TR)	—	Write	—
(d) $DR \leftarrow AC$ $AC \leftarrow DR$	100 (AC)	DR and AC	—	Transfer DR to AC