
Date: 19/03/19

CDI (cycles per inst.) 1.5 GHz means 0.67ns per cycle. 0.67x5= Effective CPI = Base CPI + Stall CPI if everything depends on hazards etc.
works fine memory stalls + branch stalls + load AW
always 1'. = 1 + (0.3 × 0.05 × 50) + (0.2 × 0.3 × 2) + (0.1×1) > 1×1.97 = 1.97 ns/insts. Apelining. ie operand forwarding of no instr. can happen only after WB of n-1th instr. 1D EXCHERWEDUALITY CLEAN ADD D ID 8001 cycles. 4.0005



```
(black size is $ 16 words)
               28/16, 24/16, 25/16 = 81 block
       260/16, 261/16 = B16 block 275/16 = 817 block
      these blocks of MM are based on L-2 cache
# of sets in L-2: cache size
                                      _ = 512 cets
                     blocksize Xassociativity
   B1 / 512 = Sof1 = S1
   B16 %512 = Set16 = S16
   BTX 512 -> Set 17 = S17
```

BI is fetched and text in any 1 of the 4 blocks in \$2.51. usually n way - 0 as all 4 are empty initially

cache size 256 sets blode size x associativit

I as it is direct

```
( association = 2)
     B32 %, 256 ->
     B34 1. 256
       I block of 632 and 534 is occupied
  CP1= 2 mithout memory
  wis penalty & 100 cycles I Y for all misses OM
  D- cache is accoused only in CHEMP stage ON
   36% are load/ store - Deache
  D-cache: 36 out of 100 int.
  1 - cache: 100 out of 100 inst.
CPI deal = Base CPI = 2
Actual CPI = Base CPI + Stall CPI
Stall CPI = (1. m. of 1-cache x stall of 10) + 1. m. of DCx stall of DC
                          miss rate x miss penalty
```

METAL DOORS

. MODULAR CLEAN ROOM

. TURNKEY SOLUTIONS

block size =
$$1288 = 32 \text{ words}$$

miss penalty = $50 + (31 \times 10) = 360$