

Date: 19/03/19

Q1 → CPI (cycles per inst.)

→ 1.5 GHz means 0.67ns per cycle. $0.67 \times 5 = 3.33 \text{ ns/inst.}$

→ Effective CPI = Base CPI + Stall CPI

if everything works fine always '1'.

depends on hazards etc.

→ memory stalls + branch stalls + load-ALL stalls.

$$\Rightarrow 1 + (0.3 \times 0.05 \times 50) + (0.2 \times 0.3 \times 2) + (0.1 \times 1) \Rightarrow 1.97$$

→ 1 GHz after pipelining. ie. $1 \times 1.97 = 1.97 \text{ ns/inst.}$

→ Speedup = $\frac{3.33}{1.97} = 1.69$

Ex-up
Ex-p

Q2

without operand forwarding

1) of n^{th} inst. can happen only after WB of $n-1^{\text{th}}$ inst.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
L.D	IF	ID	EX	ME	WB									
ADD.D		IF	-	-	-	ID	EX	ME	WB					
L						IF	-	-	-	ID	EX	ME	WB	
A										IF	-	-	-	ID

total 8001 cycles.


$$\text{CPI} = \frac{8001}{2000} = 4.0005$$

Date:

with op forwarding


in L.D.D, op is ready at end of MEM and passed to EX of ADD.D

in ADD.D, op is ready at end of EX stage and passed to EX of L.D.D.




$$CPI = \frac{2004}{2000} = 1.502$$

Q3




Date:



miss rate: $\frac{6 \text{ comp. miss} + 3 \text{ conflict miss}}{14 \text{ total memory access}} = \frac{9}{14}$

② LIFO



6 CMP - miss
1 Conf. - miss
7 hits

Q4

32 bit processor word length is 32-bit (4 byte)

8x1024 bit 1-cache instructions: 22, 23, 24, 25
data: 260, 261, 275

1 cache

1 D-cache

12 of chip

main memory to L2 happens then inst. go to 1-cache
data go to D-cache

(block size is 8 words)

$$22/16, 23/16, 24/16, 25/16 = B1 \text{ block}$$

$$260/16, 261/16 = B16 \text{ block}, 275/16 = B17 \text{ block}$$

these blocks of MM are based on L-2 cache.

$$\# \text{ of sets in L-2} = \frac{\text{cache size}}{\text{block size} \times \text{associativity}} = 512 \text{ sets}$$

$$B1 \% 512 = \text{Set 1} = S1$$

$$B16 \% 512 = \text{Set 16} = S16$$

$$B17 \% 512 \rightarrow \text{Set 17} = S17$$

B1 is fetched and kept in any 1 of the 4 blocks in S1. usually in way-0 as all 4 are empty initially.

(block size is 8 words)

$$22/8, 23/8 = B2$$

$$24/8, 25/8 = B3$$

$$\# \text{ sets in L-1} = \frac{\text{cache size}}{\text{block size} \times \text{associativity}} = 256 \text{ sets}$$

$$B2 \% 256 = S2$$

$$B3 \% 256 = S3$$

↓
1 as it is direct mapping.

Date:

L-1
D-cache

$$260/8 = B32$$

$$261/8 = B32$$

$$275/8 = B34$$

$$\# \text{ sets} = 256 \text{ sets} \quad (\text{associativity} = 2)$$

$$B32 \% 256 \rightarrow S32$$

$$B34 \% 256 \rightarrow S34$$

only 1 block of S32 and S34 is occupied.

Q5

$$L\text{-cache miss rate} = 2\%$$

$$D\text{-cache miss rate} = 4\%$$

CPI = 2 without memory stalls

miss penalty = 100 cycles for all misses.

D-cache is accessed only in MEM stage.

36% are load/store → D-cache

D-cache:	36 out of 100 inst.	$\frac{36}{136}$
L-cache:	100 out of 100 inst.	$\frac{100}{136}$

IMP

$$CPI_{ideal} = \text{Base CPI} = 2$$

$$\text{Actual CPI} = \text{Base CPI} + \text{stall CPI}$$

$$\text{Stall CPI} = (\% \text{ use of L-cache} \times \text{stall of LC}) + (\% \text{ use of DC} \times \text{stall of DC})$$

$$\frac{100}{136}$$

$$\text{miss rate} \times \text{miss penalty}$$

$$0.02 \times 100$$

$$\frac{36}{136}$$

$$\text{miss rate} \times \text{miss penalty}$$

$$0.04 \times 100$$

$$\text{Speedup} = \frac{2 + \text{stall CPI}}{2} = \frac{\text{real CPI}}{\text{ideal CPI}}$$

Q6

Avg. memory access time

$$\text{AMAT} = \underset{\substack{\downarrow \text{in ns} \\ \text{also called} \\ \text{access time}}}{\text{hit time}} + (\text{miss rate} \times \underset{\substack{\downarrow \\ \text{in ns}}}{\text{miss penalty}})$$

Q8

$$\text{block size} = 128 \text{ B} = 32 \text{ words}$$

$$\text{miss penalty} = 50 + (31 \times 10) = 360$$

YOUR QUALITY / CLEAN ROOM
COMPANY