


* Von Neuman Architecture.

He predicted the computer's concept, where before transistors are exist, where instruction data and programming data are stored in same memory.




* In late

* Microprocessors.

In late 60's ~~mid~~ discovery of microprocessor changed entire change in technology.


* Logic 1 - H & Logic 0 - L

- Let consider ^{input} voltage of +5V & and ground level and out-put γ and LED bulb having cathode (K) & Anode (A)



- IF Anode & output connected and ground & cathode connected if bulb glows then output is High (1).
- IF LED doesn't glow, then shift Anode at +5 volt & cathode to γ , and then,
- ① if bulb glow the output low (0) putting three-way switch.

- at (γ) @ switch
- 1 - ~~to glow~~ glow
 - 2 - glow
 - 3 - Hanging




- outputs (High)/Low/tristate
1 / 0 / Z
- Hanging output goes anywhere (connected)


* Memory element :

- Single Bit memory cell :

it has Din (data in) & Dout (Data out)



Switch S is not close data putted in ①, the we give pulse \overline{WR} (Negative).




Flipflop

set - 1
Reset - 0

- It have four pins Din, Dout, \overline{WR} ; \overline{RD}
Using Din & $\overline{WR} \Rightarrow$ Store single bit
" " " Dout & $\overline{RD} \Rightarrow$ Retrive " " (Reads)

• Memory organization •

- * There are 8 bit cells \Rightarrow (1 Byte)
- Single byte memory location.




For single byte cells
(\overline{WR} & \overline{RD})

For 1 byte memory cell. 8 \overline{WR} , & 8 \overline{RD} .

each unit have ground line
 show. each memo. unit & one overriding input




- For reading process
 \overline{CS} (chip select) is 0 & \overline{RD} is 0
- For writing process.
 \overline{CS} is 0 & \overline{WR} is 0
- Combine 8 Data ^{input} lines. ~~not~~ ~~not~~
- " " " " " " " " outlines.
- " " " " \overline{RD} of all units & \overline{WR} of all units.
 : not data outlines & inline in 4 byte memory cells = 8
- Each 1 byte memory cells. 19 lines ^{of each its.} which combine & 4 remaining \overline{CS} .
- Only one \overline{CS} (out of 4) should be $\neq 0$.





Choose from one of them or none of the units.

| \overline{CS} | A_1 | A_0 | \overline{CS}_0 | \overline{CS}_1 | \overline{CS}_2 | \overline{CS}_3 |
|--------------------|-------|-------|-------------------|-------------------|-------------------|-------------------|
| | 0 | 0 | 0 | 1 | 1 | 1 |
| | 0 | 1 | 1 | 0 | 1 | 1 |
| | 1 | 0 | 1 | 1 | 0 | 1 |
| For none Selection | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | X | X | X | X | X | X |

- Data of appropriate location come or stored.




Construction of multiple Byte memory cell.



Operation of multiple byte memory cell.

- Entity which wants to use these cell First decide which operation he wants to.
- For ~~reading~~ & \overline{WR} it have to put address bars & locations (exact)
- Internally microprocessors have some single byte memory cells and arithmetic logics.
- Single byte memory cells in CPU are ~~resistor~~ called register.
- and program counter.

* (Microcontroller) Microprocessor Architecture. ~~16 ad~~



$$2^{16} = 64K$$

(Device given)

- ① 16 address line. - For writting must know location.
- 8 readline. -

only 1, 0, hanging (tristate)




CPU (Central processing unit) ^{execute instructions}

- non-living entity. (consistence behaviour)
- The manner / behaviour of CPU is fixed but it can varied sometime by is forced to behave in manner as which we want by instruction.
- It operates on semiinputs which user suppose to give.
- In memory chip CPU can Read write in any location if there no power supply the data not stored.
- There is no concept of bank (same data)

* In memory chips the sections


- ① Pre-written — not depend on power supply. (ROM)
- ② Writable — depend on " "



(It is 28 pins device, 16 address, 8 data, 2 supply, 2 control lines)

- sequence activities
- Clock produce impulses, — start active vities (Requirement)
- In three clock cycles CPU complete procees (1 mili access)
- Make it start beigining Reset is ①
- Reset 0 system start functioning on beside clock.
- CPU contain 8 or 16 bits internal memory ^{Register location}
- ALU carry out process (addition / subtraction & compliment & incrimant / decreament) ^{Copyright (Data transfer)}
- e.g adding `ADD B`.

(1-Bit) Carry + Accumulator = $A + B$.



e.g. INRC - \uparrow use 8 bits of Register C by ①
 DER D - \downarrow use 1 " 0 " "

CMA

* **OP CODE** \rightarrow (ADD C, INR D)

- Using 8 bit OPCODE - solve 256 encod.

Internal registers & ALU are coded by OPCODE

program : Sequence of instructions.

" " OPCODEs stored in memory.


- After reset, CPU must read.
reset should make Programme counter (PC) zero.
- first cycle after reset \Rightarrow Read location zero & treat as OPCODE start accordingly mp sequence.

* Data transfer.

e.g. MOV C, B Load Accu: (LDA) address 4000 Hex

- 1 byte 2 digits (0, to 9) & A-F 8bit - 2 digits 16bits=4.
 \rightarrow Now STA 5000 ...

* Working



- Microprocessor reset then PC is 0000,
 Then in 1st machine cycle (3 clk cycle) it would
 be read cycle the address line data lines
 Read lines 0 appears on data line.
 e.g. 5A - OPCODE for LDA 4000 goes to instruction decoder.

JMP 6000
C3 0060


e.g.

| Type | Address | Data, will go |
|----------------------|--|--|
| 1. Ready (Fage) R.c. | PC $\xrightarrow{\text{give}}$ 0000 +1 PC \rightarrow 0001 | [ID] (Instruction decode) 4000 00 \rightarrow register Z. |

00 - data read by 2nd cycle is correct.
Lower byte of address from where data brought to accu.

| | | |
|-----------|-----------------------|---|
| 2nd R.c. | PC \rightarrow 0002 | 00 \rightarrow W |
| R.c | WZ \rightarrow 4000 | 33 \rightarrow A. |
| R(F) | PC \rightarrow 0003 | 32 \rightarrow ID - For STA 5000 |
| R | PC \rightarrow 0004 | 00 \rightarrow Z |
| R | PC \rightarrow 0005 | 50 \rightarrow W |
| Now. WR.c | WZ \rightarrow 5000 | A \rightarrow 33 |
| R(F) | PC \rightarrow 0005 | C3 \rightarrow ID |
| R | PC \rightarrow 0006 | 00 \rightarrow Z, WZ \rightarrow PC |
| R | PC \rightarrow 0007 | 60 \rightarrow W. |
| R(F) | PC \rightarrow 6000 | 1 |

* AB system



Combination of 8 bit locations at diff. address.

CPU only.

Read cycle Write cycle
location which to read CPU put. s. on RD

After reset.

- Step. • Read Prog. Counter Put PC on address lines. & Activate \overline{RD} & Reads data. and puts it in / writes it on scratch pad.

First write cycle

* (First Hardware cycle should fix)

W.Z. lines \Rightarrow on address $L \Rightarrow$ on data lines.

But later it can't guide us.

\therefore first cycle is always Read cycle. (Not WR)

\rightarrow If first cycle is WR cycle, since it is a first cycle address & data must be from fix entity after that what next is not given.

We don't get any new in CPU

* Hex digit is of 4 bits.

Referring machine cycle encoder book, in it what is next machine cycle is found.

| | | | | | | | | |
|----------------------|----|----|----|-----|-------------|-----|----|-------------------------|
| opcode \rightarrow | 00 | 01 | 02 | ... | 3A | ... | FF | e.g. for 3A LDA 5000 |
| | 1 | | | | 1 | | | |
| | 2 | | | | 2 | | | |
| | 3 | | | | 3 | | | |
| | | | | | 4 (Go back) | | | |

\rightarrow Instr. Read.

- Fig 1.1
- ① $\overline{RD} - [PC \rightarrow \text{Addr}; Z \leftarrow \text{Data}]$
 - * ② Read $[P \rightarrow \text{Addr}; W \leftarrow \text{Data}]$
 - ③ Read $[WZ \rightarrow \text{Addr}; A \leftarrow \text{Data}]$
 - ④ Read $[PC \rightarrow \text{Addr}; ID \leftarrow \text{Data}] \Rightarrow$