

EXPERIMENT NO.5

Title of experiment: To design a encoder and decoder in Proteus.

Equipments required: Proteus 8

Theory

1) **Encoder** is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2^n input lines with 'n' bits. It is optional to represent the enable signal in encoders.

2) The **decoder** is an electronic device that is used to convert a digital signal to an analog signal. It allows a single input line and produces multiple output lines. The decoders are used in many communication projects that are used to communicate between two devices. The decoder allows N- inputs and generates 2^N power N-numbers of outputs. For example, if we give 2 inputs that will produce 4 outputs by using 4 by 2 decoders.


Implementation:

1) The AND gate(4081), OR gate(4071), NOR(74S02), XOR(4030), NOT gate, NAND(4011) are library devices used show the working of the data in Proteus 8 software



2) Logicstate, logicprobe devices are used to fetch output of logic gates.


Snapshots

Decoder



Encoder





Conclusion

This is demonstration for encoder and decoder in digital circuits in Proteus.