

EE5331: DSP Architecture and Embedded Systems Project

**High-Performance Approximate Multipliers
for FPGA-Based Hardware Accelerators**

by

Kumar Rohan : EE22S003

Ganga Sagar Tripathi : EE23M087



Department of Electrical Engineering

April 24, 2024

PROBLEM STATEMENT

To design high performance, area optimized, low-latency approximate softcore multipliers by exploiting the underlying architectural features of FPGA.

Motivation

- * A wide range of applications in image processing and Machine learning do not require accurate intermediate computations. Hence, their operation can be improved further by using approximate multipliers.-
- * FPGA vendors provide high performance multipliers in the form of DSP blocks but these multipliers may prove inefficient for smaller bit-width multiplications. However, these soft multipliers still need better designs for high-performance and resource efficiency.
- * Most of the accurate and approximate multipliers architecture consider only ASIC based systems. Thus a full control over resource utilization is possible.
- * For FPGA based hardware accelerators, therefore, we should do LUT based optimization for significant performance gains.

IMAGE BLENDING APPLICATION (MULTIPLY MODE)

(a) Original Image



(a)

(b) Accurate



(b)



(c)




(d)


(c) C_a

(d) C_c


ACCURATE AND APPROXIMATE MULTIPLIERS-BASED SUSAN IMAGE SMOOTHING ACCELERATOR OUTPUT



Accurate



C_a




C_c

BACKGROUND

We are familiar with the Full Adder Architecture. i.e.

$$\text{Sum } S = A \oplus B \oplus C_{in} \quad \text{---(I)}$$

$$\text{Carry } C_{out} = AB + BC_{in} + C_{in}A \quad \text{---(II)}$$



Let's modify the Cout:

	AB			
	00	01	11	10
Cin				
0			1	
1		1	1	1

after rearranging the product terms in K-MAP:

$$\begin{aligned}
 C_{out} &= AB + \bar{A}B C_{in} + A\bar{B} C_{in} \\
 \Rightarrow &= AB + (\bar{A}B + A\bar{B}) \cdot C_{in} \\
 &= AB (\bar{A}B + A\bar{B}) + (\bar{A}B + A\bar{B}) \cdot C_{in} \\
 &= AB (\overline{A \oplus B}) + (A \oplus B) \cdot C_{in} \quad \text{---(III)}
 \end{aligned}$$


Say, $A_i B_i = G_i$ (Generate bit)

and $A_i \oplus B_i = P_i$ (Propagate signal).


Hence, Sum and Carry be written as:

$$S = P_i \oplus C_{in}$$

$$C_{out} = G_i \bar{P}_i + C_{in} P_i \quad (\text{This essentially implements a Mux})$$



VIRTEX-7 CARRY CHAIN




- ★ Xilinx and Intel use 6-input LUTs to implement combinational and sequential circuits.
- ★ A slice in the configurable logic block of Xilinx's 7-series FPGAs has four 6-input LUTs and a single 4-bit long carry chain.

APPROXIMATE MULTIPLIERS ARCHITECTURE

1. APPROXIMATE DESIGN OF 4x2 MULTIPLIER

An accurate 4x2 multiplier generates a 6-bit output with the following optimized logic equations for:

$$\begin{array}{rcl}
 \text{Multiplicand } A & : & A_3 A_2 A_1 A_0 \\
 \text{Multiplier } B & : & B_1 B_0 \\
 \hline
 \text{Product } P & : & P_5 P_4 P_3 P_2 P_1 P_0
 \end{array}$$



$$P_0 = A_0 B_0 ;$$

$$\begin{aligned}
 P_1 &= A_1 B_0 \oplus A_0 B_1 = A_1 B_0 \cdot \overline{A_0 B_1} + \overline{A_1 B_0} \cdot A_0 B_1 \\
 &= A_1 B_0 (\overline{A_0} + \overline{B_1}) + (\overline{A_1} + \overline{B_0}) A_0 B_1 \\
 &= A_1 B_0 \overline{A_0} + A_1 B_0 \overline{B_1} + \overline{A_1} A_0 B_1 + \overline{B_0} A_0 B_1
 \end{aligned}$$

Similarly, other optimized logic equations for product $P[5:0]$ are as following:

$$P_0 = B_0 A_0$$

$$P_1 = \overline{B_1} B_0 A_1 + B_1 \overline{B_0} A_0 + B_1 \overline{A_1} A_0 + B_0 A_1 \overline{A_0}$$

$$P_2 = \overline{B_1} B_0 A_2 + B_1 \overline{B_0} A_1 + B_0 A_2 \overline{A_1} + B_1 \overline{A_2} A_1 \overline{A_0} + B_1 A_2 A_1 A_0$$

$$\begin{aligned}
 P_3 &= \overline{B_1} B_0 A_3 + B_1 \overline{B_0} A_2 + B_1 \overline{A_3} A_2 \overline{A_1} + B_0 A_3 \overline{A_2} \overline{A_1} + \\
 &\quad B_1 B_0 \overline{A_3} \overline{A_2} A_1 A_0 + B_0 A_3 A_2 A_1 + B_0 A_3 A_1 \overline{A_0}
 \end{aligned}$$

$$P_4 = B_1 \overline{B_0} A_3 + B_1 A_3 \overline{A_2} \overline{A_1} + B_1 A_3 \overline{A_2} \overline{A_0} + B_1 B_0 \overline{A_3} A_2 A_1$$


$$P_5 = B_1 B_0 A_3 A_2 + B_1 B_0 A_3 A_1 A_0$$

P_0, P_1 and P_2 depends on less than six variables. Hence any two of these three can be generated using a single LUT6-2 by accomodating all six product bits in a single slice (of four LUTs), we can optimize on area and energy efficiency. For this, P_0 is neglected. P_1 and P_2 are generated using LUT and remaining use 1 each. Truncation of P_0 limits the error to LSB with output accuracy of 75% and max. error magnitude=1.

LUT CONFIGURATION


The table defines generation (O5) and summation (O6) of partial product bits $A_Y B_Y$ and $A_X B_X$.

The value $O5 = 0x8000$ and $O6 = 0x7888$.



A_Y	B_Y	A_X	B_X	$A_X B_X$	$A_Y B_Y$	$A_X B_X + A_Y B_Y$		O6 (Hex)	O5 (Hex)
						Sum (O6)	Carry (O5)		
0	0	0	0	0	0	0	0	8	0
0	0	0	1	0	0	0	0		
0	0	1	0	0	0	0	0		
0	0	1	1	1	0	1	0		
0	1	0	0	0	0	0	0	8	0
0	1	0	1	0	0	0	0		
0	1	1	0	0	0	0	0		
0	1	1	1	1	0	1	0		
1	0	0	0	0	0	0	0	8	0
1	0	0	1	0	0	0	0		
1	0	1	0	0	0	0	0		
1	0	1	1	1	0	1	0		
1	1	0	0	0	1	1	0	7	8
1	1	0	1	0	1	1	0		
1	1	1	0	0	1	1	0		
1	1	1	1	1	1	0	1		

accommodates only four input values. The INIT value for LUT6-2 to produce $O5 = 0x8000$ and $O6 = 0x7888$ will be $0x7888788880008000$.



2. APPROXIMATE Design of 4x4 MULTIPLIER

This is implemented by combining two 4x2 multipliers. To multiply $A(A_3A_2A_1A_0)$ and $B(B_3B_2B_1B_0)$, the first multiplier takes $A(A_3A_2A_1A_0)$ and $B(B_1B_0)$, while the second 4x2 multiplier takes $A(A_3A_2A_1A_0)$ and $B(B_3B_2)$.

The partial products obtained are shown below:

		PP ₀₅	PP ₀₄	PP ₀₃	PP ₀₂	PP ₀₁	PP ₀₀
PP ₁₅	PP ₁₄	PP ₁₃	PP ₁₂	PP ₁₁	PP ₁₀		
P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	P ₀


In order to minimize the no. of LUTs used, we implicitly generate PP₁₅ & PP₁₄ to calculate P₇ and P₆, with P₆ = sum and P₇ = carry-out of the carry chain. This requires two LUTs, one for generate and one for propagate. P₃, P₄ and P₅ are computed using a single carry chain whose Cout is then used in the computation of P₆ & P₇. This requires 3 LUTs. Calculating P₀ & P₂ requires one LUT. Two more LUTs are required to compute PP₁₁, PP₁₂ and PP₁₃. Thus, only a total of 12 LUTs are required to do an approximate 4x4 multiplication whereas it was 16 LUTs before optimization.

Not only does this give area gains but also provides significant reduction in total number of error cases by

having only six erroneous outputs out of all the combinations of 4×4 multiplication.

Multiplier	Multiplicand	Accurate Product	Approximate Result	Difference
5	15	75	67	8
6	7	42	34	8
7	15	105	97	8
6	15	90	82	8
13	13	169	161	8
15	5	75	67	8

P_6 and P_7 are obtained using Gen_3 and $Prop_3$ signals, which are generated from input bits as shown below:



Examples:

$$\begin{array}{r}
 \text{(i)} \quad \begin{array}{r} 0101 : 5 \\ 1111 : 15 \\ \hline 1111 \\ 1111 \\ \hline 1000011 : 67 \end{array}
 \end{array}$$

$$\begin{array}{r}
 \text{(ii)} \quad \begin{array}{r} 0110 : 6 \\ 0111 : 7 \\ \hline 10010 \\ 0110 \\ \hline 101010 : 42 \end{array}
 \end{array}$$

- * In (i) example, \therefore Carry is generated from P_2 stage which is discarded and hence produces error of 8 (difference).
- * In (ii) example: \therefore No carry is generated at P_2 hence No error.


LUTs' INPUTS AND OUTPUTS PINS CONFIGURATION FOR APPROXIMATE 4×4 MULTIPLIER

LUT	LUT Input Pins Configuration						INIT value (Hex)	LUT Output Pins Configuration	
	I5	I4	I3	I2	I1	I0		O6	O5
LUT_0	1	B_1	B_0	A_2	A_1	A_0	B4CCF00066AACC00	$PP_0<2>$	$PP_0<1> = P_1$
LUT_1	B_1	B_0	A_3	A_2	A_1	A_0	C738F0F0FF000000	$PP_0<3>$	
LUT_2	B_1	B_0	A_3	A_2	A_1	A_0	07C0FF0000000000	$PP_0<4>$	
LUT_3	B_1	B_0	A_3	A_2	A_1	A_0	F800000000000000	$PP_0<5>$	
LUT_4	1	B_3	B_2	A_2	A_1	A_0	B4CCF00066AACC00	$PP_1<2>$	$PP_1<1>$
LUT_5	B_3	B_2	A_3	A_2	A_1	A_0	C738F0F0FF000000	$PP_1<3>$	
LUT_6	B_3	B_2	A_3	A_2	A_1	A_0	F800000000000000	Gen ₃	
LUT_7	1	1	$PP_0<2>$	B_2	B_0	A_0	5FA05FA088888888	P_2	P_0
LUT_8	1	$PP_1<1>$	$PP_0<3>$	B_2	A_0	$PP_0<2>$	007F7F80FF808000	Prop ₀	Gen ₀
LUT_9	1	1	1	1	$PP_1<2>$	$PP_0<4>$	6666666888888880	Prop ₁	Gen ₁
LUT_{10}	1	1	1	1	$PP_1<3>$	$PP_0<5>$	6666666888888880	Prop ₂	Gen ₂
LUT_{11}	B_3	B_2	A_3	A_2	A_1	A_0	07C0FF0000000000	Prop ₃	

Higher order multipliers can be produced by combining more than one 4×4 multipliers. This modular approach provides a broader design space by using various accurate / approximate submultipliers.

RESULTS

The diagram below shows different combinations of 4×4 approximate results and their outputs.



REFERENCES

- [1] 7 Series DSP48E1 Slice, Xilinx, San Jose, CA, USA, 2018. [Online]. Available: https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf
- [2] LogiCORE IP V12.0, Xilinx, San Jose, CA, USA, 2015. [Online]. Available: https://www.xilinx.com/support/documentation/ip_documentation/mult_gen/v12_0/pg108-mult-gen.pdf
- [3] (2020). *Integer Arithmetic IP Cores User Guide*. [Online]. Available: https://www.altera.com/en_US/pdfs/literature/ug/ug_lpm_alt_mfug.pdf
- [4] N. Brunie, F. de Dinechin, M. Istoan, G. Sergeant, K. Illyes, and B. Popa, "Arithmetic core generation using bit heaps," in *Proc. 23rd Int. Conf. Field Program. Logic Appl.*, Porto, Portugal, 2013, pp. 1–8.
- [5] J.-L. Beuchat and J.-M. Muller, "Automatic generation of modular multipliers for FPGA applications," *IEEE Trans. Comput.*, vol. 57, no. 12, pp. 1600–1613, Dec. 2008.
- [6] A. Kakacak, A. E. Guzel, O. Cihangir, S. Gören, and H. F. Ugurdag, "Fast multiplier generator for FPGAs with LUT based partial product generation and column/row compression," *Integration*, vol. 57, pp. 147–157, Mar. 2017.
- [7] M. Kumm, J. Kappauf, M. Istoan, and P. Zipf, "Resource optimal design of large multipliers for FPGAs," in *Proc. IEEE 24th Symp. Comput. Arithmetic (ARITH)*, London, U.K., 2017, pp. 131–138.
- [8] E. G. Walters, "Array multipliers for high throughput in Xilinx FPGAs with 6-input LUTs," *Computers*, vol. 5, no. 4, p. 20, 2016.
- [9] M. Kumm, S. Abbas and P. Zipf, "An efficient softcore multiplier architecture for Xilinx FPGAs," in *Proc. IEEE 22nd Symp. Comput. Arithmetic*, Lyon, France, 2015, pp. 18–25.