# EE5331: DSP Architecture and Embedded Systems Project

# High-Performance Approximate Multipliers for FPGA-Based Hardware Accelerators

by

Kumar Rohan : EE22S003 Ganga Sagar Tripathi : EE23M087



**Department of Electrical Engineering** 

April 24, 2024

# PROBLEM STATEMENT

To design high performance, area optimized, low-latency approximate software multiplier by exploiting the underlying architectural features of FPGA.


### Motivation

- \* A wide range of applications in image processing and Machine learning do not require accurate intermediate computations. Hence, their operation can be improved further by using approximate multipliers.
- \* FPGA veridors perovide high performance multipliers in the form of DSP blocks but these multipliers may prove inefficient for smaller bit-width multiplications. However, these soft multipliers still need better designs for high-performance and resource efficiency.
- \* Most of the accurate and approximate multipliers architecture consider only ASIC based systems. Thus a full control over sessource utilization is possible.
- \* For FPGA based hardware accelerators, therefore, we should do LUT based optimetion for significant performance gains.


# I MAGE BLENDING APPLICATION (MULTIPLY MODE)

# (a) Osiginal Image

(b) Accurate





ACCURATE AND APPROXIMATE MULTIPLIERS-BASED SUSAN IMAGE SMOOTHING ACCELERATOR OUTPUT



# BACKGROUND


We are familier with the Full Adder Architecture. ic.






after rearranging the product terms in k-MAP:

flence, Sum and Carry be written as:





- \* Xilinz and Intel, use 6-input LUTs to implement combinational and sequential wrants.
- \* A slice in the configurable logic block of xilinx's 7.

  Series FPGAs have four 6 inputs LUTs and a

  single 4-bit long carry chain.

# APPROXIMATE MULTIPLIERS ARCHITECTURE

# 1. APPROXIMATE DESIGN OF 4x2 MULTIPLIER

An accurate 4×2 multiplier generates a 6-bit output with the following optimized logic equations for:

Multiplicand A: A3 A2 A1 A0 multiplier B: B1 B0

Product P: P5P4P3 P2P1P.

$$P_0 = A_0B_0$$
;  
 $P_1 = A_1B_0 \oplus A_0B_1 = A_1B_0 \cdot \overline{A_0B_1} + \overline{A_1B_0} A_0B_1$   
 $= A_1B_0 (\overline{A_0} + \overline{B_1}) + (\overline{A_1} + \overline{B_0}) A_0B_1$   
 $= A_1B_0 \overline{A_0} + A_1B_0 \overline{B_1} + \overline{A_1A_0B_1} + \overline{B_0A_0B_1}$ 

Similarly, other optimized logic equations for product P[5:0] are as following:


 $P_{0} = B_{0}A_{0}$   $P_{1} = \overline{B_{1}}B_{0}A_{1} + B_{1}\overline{B_{0}}A_{0} + B_{1}\overline{A_{1}}A_{0} + B_{0}A_{1}\overline{A_{0}}$   $P_{2} = \overline{B_{1}}B_{0}A_{2} + B_{1}\overline{B_{0}}A_{1} + B_{0}A_{2}\overline{A_{1}} + B_{1}\overline{A_{2}}A_{1}\overline{A_{0}} + B_{1}A_{2}A_{1}A_{0}$   $P_{3} = \overline{B_{1}}B_{0}A_{3} + B_{1}\overline{B_{0}}A_{2} + B_{1}\overline{A_{3}}A_{2}\overline{A_{1}} + B_{0}A_{3}\overline{A_{2}}\overline{A_{1}} + B_{0}A_{3}\overline{A_{2}}\overline{A_{1}} + B_{0}A_{3}\overline{A_{2}}\overline{A_{1}} + B_{0}A_{3}\overline{A_{2}}\overline{A_{1}} + B_{0}A_{3}\overline{A_{2}}\overline{A_{1}}$   $P_{4} = B_{1}\overline{B_{0}}A_{3} + B_{1}A_{3}\overline{A_{2}}\overline{A_{1}} + B_{1}A_{3}\overline{A_{2}}\overline{A_{0}} + B_{1}B_{0}\overline{A_{3}}\overline{A_{2}}A_{1}$   $P_{5} = B_{1}B_{0}A_{3}A_{2} + B_{1}B_{0}A_{3}A_{1}A_{0}$ 

Po, P1 and P2 depends on less than six variables. Hence any two of these three can be generated using a single LUT 6-2 by accomodating all six product bits in a single slike (of four LUTs), we can optimize on area and energy efficiency. For this, Po is neglected. P1 and P2 are generated using LLUT and remaining use I each. Truncation of Po limits the ever to LSB with output accuracy of 75% and max. ever magnitude=1.

### LUT CONFIGURATION


The table defines generation (05) and summation (06) of partial product bits AVBY and AxBx.

The value  $05 = 0 \times 8000$  and  $06 = 0 \times 7888$ ,



A <sub>Y</sub>	B <sub>Y</sub>	A <sub>X</sub>				$A_X B_X$	$+A_{Y}B_{Y}$		
			$\mathbf{A}_{\mathbf{X}}$	A <sub>X</sub>	B <sub>X</sub>	$\mathbf{A}_{\mathbf{X}}\mathbf{B}_{\mathbf{X}}$	A <sub>Y</sub> B <sub>Y</sub>	Sum (O6)	Carry (O5)
0	0	0	0	0	0	0	0		
0	0	0	1	0	0	0	0		
0	0	1	0	0	0	0	0	8 8	0
0	0	1	1	1	0	1	0		
0	1	0	0	0	0	0	0		
0	1	0	1	0	0	0	0	8	0
0	1	1	0	0	0	0	0		U
0	1	1	1	1	0	1	0		
1	0	0	0	0	0	0	0		0
1	0	0	1	0	0	0	0		
1	0	1	0	0	0	0	0	8	U
1	0	1	1	1	0	1	0		
1	1	0	0	0	1	1	0	7	9
1	1	0	1	0	1	1	0		
1	1	1	0	0	1	1	0		8
1	1	1	1	1	1	0	1		

accomedates only four input values. The INIT value for LUT6-2 to produce 05 = 0x8000 and 06 = 0x7888 will be 0x78887888 80008000



# 2. APPROXIMATE Design of 4x4 MULTIPLIER

This is implemented by combining two 4+2 multipliers. To multiply A (A3A2A1A0) and B(B3B2B1B0), the first multiplier takes A (A3A2A1A0) and B (B1B0), while the second 4+2 multiplier takes A(A3A2A1A0) and B (B1B0).

The bestiles A(A3A2A1A0) and B (B1B0).

The partial peroducts obtained are shown below:

PPIS	PR+	PP <sub>05</sub>	PP04 PP12	PP <sub>3</sub>	PPo2	PPoi	PPos
P4	P6	P <sub>5</sub>	P4	P3	P2	PL	Po


In order to minimize the no of LUTs used, we implicitly generate PP15 & PP14 to calculate P4 and P6, with P6= sum and P4 = carry out of the carry chain. This requires two LUTs, one for generate and one for propagate. P3, P4 and P5 are computed using a single carry chain whose Cout is then used in the computation of P6 & P4. This requires 3 LUTs. Calculating Po & P2 requires one LUT. Two more LUTs are sequired to compute PP11, PP12 and PP13. Thus, only a total of 12 LUTs are sequired to do an approximate 4x4 multiplication whereas it was 16 LUTs before optimation.

Not only does this give area gains but also provides significant reduction in total number of error cases by

having only six errorneous outputs out of all the combinations of 4x4 multiplication.

Multiplier	Multiplicand	Accurate	Approximate Result	Difference	
5	15	75	67	රී	
<b>e</b> 6	7	42	34	8	
67	15	105	97	ଓ	
<b>Q</b> 6	15	90	82	8	
13	13	169	161	රි	
15	5	75	67	8	

P6 and P7 are obtained using Gen3 and P310p3 signals. which are generated from input bits as shown below:



#### Examples:

- \* In (i) example, : Carry is generate from Po stage which is discarded and hence produces error of & (difference).
- \* In (ii) example: :: No carry is generated at P2 hence No evror.


LUTs' Inputs and Outputs Pins Configuration for Approximate  $4 \times 4$  Multiplier

LUT		LUT In	iput Pins	s Coi	nfigurati	on	INIT value (Hex)	LUT Output Pins  Configuration	
	15	14	13	12	11	10		O6	05
$LUT_{a}$	1	B <sub>1</sub>	Bo	A <sub>2</sub>	A	A <sub>o</sub>	B4CCF00066AACC00	PP <sub>0</sub> <2>	$PP_0 < 1 > = P_1$
$LUT_{I}$	B	Bo	A <sub>3</sub>	Α,	A <sub>1</sub>	A <sub>0</sub>	C738F0F0FF000000	PP <sub>0</sub> <3>	
LUT,	B	Bo	A <sub>3</sub>	A <sub>2</sub>	A	A <sub>0</sub>	07C0FF00000000000	PP <sub>0</sub> <4>	
$LUT_3$	B	Bo	A <sub>3</sub>	Α,	A <sub>1</sub>	A <sub>0</sub>	F80000000000000000	PP <sub>0</sub> <5>	
$LUT_4$	1	B <sub>3</sub>	B <sub>2</sub>	A <sub>2</sub>	A	A <sub>0</sub>	B4CCF00066AACC00	PP <sub>1</sub> <2>	PP <sub>1</sub> <1>
$LUT_5$	B <sub>3</sub>	В,	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	C738F0F0FF000000	PP <sub>1</sub> <3>	
$LUT_6$	$B_3$	В,	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	F8000000000000000	Gen <sub>3</sub>	
$LUT_{7}$	1	1	PP <sub>0</sub> <2>	В,	Bo	A <sub>o</sub>	5FA05FA088888888	Ρ,	Po
$LUT_{s}$	1_	PP <sub>1</sub> <1>	PP <sub>0</sub> <3>	В,	A <sub>0</sub>	PP <sub>o</sub> <2>	007F7F80FF808000	Prop <sub>o</sub>	Gen <sub>o</sub>
$LUT_{o}$	1	1	1	1	PP <sub>1</sub> <2>	PP <sub>0</sub> <4>	666666666888888880	Prop <sub>1</sub>	Gen,
$LUT_{10}$	1	1	1	1	PP <sub>1</sub> <3>	PP <sub>0</sub> <5>	66666666688888888	Prop <sub>2</sub>	Gen <sub>2</sub>
$LUT_{II}$	В	В,	A <sub>3</sub>	Α,	A <sub>1</sub>	Ao	07C0FF00000000000	Prop <sub>3</sub>	

Higher order multipliers can be produced by combining more than one 4x4 multipliers. This modular approach powrides a broader design space by using various accurate / approximate submultipliers.

# RESULTS

The diegram below shows different combinations of 4x4 approximate results and their outputs.



#### REFERENCES

- [1] 7 Series DSP48E1 Slice, Xilinx, San Jose, CA, USA, 2018. [Online]. Available: https://www.xilinx.com/support/documentation/user\_guides/ ug479\_7Series\_DSP48E1.pdf
- [2] LogiCORE IP V12.0, Xilinx, San Jose, CA, USA, 2015. [Online]. Available: https://www.xilinx.com/support/documentation/ip\_documentation/mult\_gen/v12\_0/pg108-mult-gen.pdf
- [3] (2020). Integer Arithmetic IP Cores User Guide. [Online]. Available: https://www.altera.com/en\_US/pdfs/literature/ug/ug\_lpm\_alt\_mfug.pdf
- [4] N. Brunie, F. de Dinechin, M. Istoan, G. Sergent, K. Illyes, and B. Popa, "Arithmetic core generation using bit heaps," in *Proc. 23rd Int. Conf. Field Program. Logic Appl.*, Porto, Portugal, 2013, pp. 1–8.
- [5] J.-L. Beuchat and J.-M. Muller, "Automatic generation of modular multipliers for FPGA applications," *IEEE Trans. Comput.*, vol. 57, no. 12, pp. 1600–1613, Dec. 2008.
- [6] A. Kakacak, A. E. Guzel, O. Cihangir, S. Gören, and H. F. Ugurdag, "Fast multiplier generator for FPGAs with LUT based partial product generation and column/row compression," *Integration*, vol. 57, pp. 147–157, Mar. 2017.
- [7] M. Kumm, J. Kappauf, M. Istoan, and P. Zipf, "Resource optimal design of large multipliers for FPGAs," in *Proc. IEEE 24th Symp. Comput.* Arithmetic (ARITH), London, U.K., 2017, pp. 131–138.
- [8] E. G. Walters, "Array multipliers for high throughput in Xilinx FPGAs with 6-input LUTs," Computers, vol. 5, no. 4, p. 20, 2016.
- [9] M. Kumm, S. Abbas and P. Zipf, "An efficient softcore multiplier architecture for Xilinx FPGAs," in *Proc. IEEE 22nd Symp. Comput.* Arithmetic, Lyon, France, 2015, pp. 18–25.