```
use IEEE.std logic 1164.all;
use IEEE.std logic textio.all;
library STD;
use STD.textio.all;
entity mux 8to1 is
       port (A : in bit vector (7 downto 0);
              Sel : in bit vector (2 downto 0);
              F : out bit);
end entity;
architecture mux 8to1 arch of mux 8to1 is
begin
       F \le (A(0) \text{ and not } Sel(2) \text{ and not } Sel(1) \text{ and not } Sel(0)) \text{ or}
      (A(1) \text{ and not } Sel(2) \text{ and not } Sel(1) \text{ and } Sel(0)) \text{ or }
      (A(2) \text{ and not } Sel(2) \text{ and } Sel(1) \text{ and not } Sel(0)) \text{ or }
      (A(3) \text{ and not } Sel(2) \text{ and } Sel(1) \text{ and } Sel(0)) \text{ or }
      (A(4) \text{ and } Sel(2) \text{ and not } Sel(1) \text{ and not } Sel(0)) \text{ or }
      (A(5) \text{ and } Sel(2) \text{ and not } Sel(1) \text{ and } Sel(0)) \text{ or }
      (A(6) \text{ and } Sel(2) \text{ and } Sel(1) \text{ and not } Sel(0)) \text{ or }
      (A(7) \text{ and } Sel(2) \text{ and } Sel(1) \text{ and } Sel(0));
end architecture;
entity mux 8tol TB is
end entity;
architecture mux 8to1 TB arch of mux 8to1 TB is
component demux 1to8
       port (A : bit_vector (7 downto 0);
              Sel : in bit_vector (2 downto 0);
              F
                 : out bit;
end component;
signal A TB : bit_vector (7 downto 0);
signal Sel TB : bit_vector (2 downto 0);
signal F TB : bit;
begin
DUT1: mux 8to1 port map (A => A TB, Sel => Sel TB, F => F TB);
STIMULUS: process
signal i : integer;
file Fout: TEXT open WRITE MODE is "output vector.txt";
file Fin: TEXT open READ MODE is "input vector.txt";
variable current wline : line;
variable current rline : line;
write(currentwline, string'("Input=A, Sel, Output=F"));
writeline (Fout, currentwline);
for i in 0 to 7 loop
readline (Fin, current line);
read(current line, A TB); wait for 10 ns;
write(currentwline, string'("Sel="));
write (currentwline, Sel TB);
write(currentwline, string'(" F="));
write(currentwline, F_TB);
writeline (Fout, currentwline)
end loop;
end process;
end architecture;
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.numeric_std_unsigned.all;
entity rom_4x4_async is
port (address : in std_logic_vector(1 downto 0);
data_out : out std_logic_vector(3 downto 0));
end entity;
```

```
architecture rom 4x4 async arch of rom 4x4 async is
type ROM type is array (0 to 3) of std logic vector(3 downto 0);
constant ROM : ROM type := (0 => x"D",
1 => x"2",
2 => x"F"
3 = x''4'');
begin
data out <= ROM(to integer(unsigned(address)));</pre>
end architecture;
entity rom 4x4 async TB is
end entity;
architecture rom 4x4 async TB arch of rom 4x4 async TB is
component rom 4x4 async
port (address : in std logic vector(1 downto 0);
data out : out std logic vector(3 downto 0));
end component;
signal address TB : std logic vector(1 downto 0);
signal data out TB: std logic vector(3 downto 0);
DUT1: rom 4x4 async port map (address => address TB,
data out => data out TB);
STIMULUS: process
signal i : integer;
begin
for i in 0 to 3 loop
address TB = std logic vector(to unsigned(i,2));
report "adress= " & address TB'image &
" data out= " & data out TB image;
end loop;
end process;
end architecture;
```