
9. Увод у пројектовање рачунарских система

Задатак 13.3

Имплементирати 8-битни рачунарски систем. Детаљи имплементације и извршавање инструкција је приказано на блок дијаграму на слици. Блок дијаграм садржи VHDL фајл и имена ентитета.



Слика. 13.8 Блок дијаграм највишег нивоа за 8-битни рачунарски систем

Решење задатка 13.3


Сет инструкција за 8-битни рачунарски систем:

Example: Instruction Set for the 8-Bit Computer System

The following is a base set of instructions that the 8-bit computer system will be able to perform. Each instruction is given a descriptive mnemonic, which allows the system implementation and the programming to be more intuitive. Each instruction is also provided with a unique binary opcode. Some instructions have an operand, which provides additional information necessary for the instruction. If an instruction contains an operand, a description is provided as to how it is used (e.g., as data or as an address).

Mnemonic	Opcode, Operand	Description
"Loads and Stores"		
LDA_IMM	x"86", <data></data>	Load Register A using Immediate Addressing
LDA_DIR	x"87", <addr></addr>	Load Register A using Direct Addressing
LDB_IMM	x"88", <data></data>	Load Register B with Immediate Addressing
LDB_DIR	x"89", <addr></addr>	Load Register B with Direct Addressing
STA_DIR	x"96", <addr></addr>	Store Register A to Memory using Direct Addressing
STB_DIR	x"97", <addr></addr>	Store Register B to Memory using Direct Addressing
"Data Manipulations	5"	
ADD_AB	x"42"	A = A + B (plus)
SUB_AB	x"43"	A = A - B (minus)
AND_AB	x"44"	$A = A \cdot B (AND)$
OR_AB	x"45"	A = A + B (OR)
INCA	x"46"	A = A + 1 (plus)
INCB	x"47"	B = B + 1 (plus)
DECA	x"48"	A = A - 1 (minus)
DECB	x"49"	B = B - 1 (minus)
"Branches"		
BRA	x"20", <addr></addr>	Branch Always to Address Provided
BMI	x"21", <addr></addr>	Branch to Address Provided if N=1
BPL	x"22", <addr></addr>	Branch to Address Provided if N=0
BEQ	x"23", <addr></addr>	Branch to Address Provided if Z=1
BNE	x"24", <addr></addr>	Branch to Address Provided if Z=0
BVS	x"25", <addr></addr>	Branch to Address Provided if V=1
BVC	x"26", <addr></addr>	Branch to Address Provided if V=0
BCS	x"27", <addr></addr>	Branch to Address Provided if C=1
BCC	x"28", <addr></addr>	Branch to Address Provided if C=0

Блок дијаграм за меморијски систем за 8-битни рачунарски систем:




VHDL имплементација меморијског система за програм за 8-битни рачунарски систем:

```
constant LDA IMM : std logic vector (7 downto 0) := x"86";
constant LDA_DIR : std_logic_vector (7 downto 0) := x"87";
constant LDB_IMM : std_logic_vector (7 downto 0) := x"88";
constant LDB_DIR : std_logic_vector (7 downto 0)
constant STA_DIR : std_logic_vector (7 downto 0) := x"96";
constant STB DIR : std logic vector (7 downto 0) := x"97";
constant ADD AB : std_logic_vector (7 downto 0) := x"42";
constant SUB AB : std logic vector (7 downto 0) := x"43";
constant AND AB : std logic vector (7 downto 0) := x"44";
constant OR AB : std logic vector (7 downto 0) := x"45";
constant INCA: std logic vector (7 downto 0) := x"46";
constant INCB : std logic vector (7 downto 0) := x"47";
constant DECA: std logic vector (7 downto 0) := x"48";
constant DECB: std logic vector (7 downto 0) := x"49";
constant BRA: std logic vector (7 downto 0) := x"20";
constant BMI : std logic vector (7 downto 0) := x"21";
constant BPL : std logic vector (7 downto 0)
constant BEQ : std logic vector (7 downto 0)
constant BNE : std logic vector (7 downto 0)
constant BVS : std logic vector (7 downto 0)
constant BVC : std logic vector (7 downto 0) := x"26";
constant BCS : std logic vector (7 downto 0) := x"27";
constant BCC : std logic vector (7 downto 0) := x"28";
```

```
type rom type is array (0 to 127) of std logic vector(7 downto 0);
constant ROM : rom type := (0 => LDA IMM,
                              1 \Rightarrow x"AA",
                              2 \Rightarrow STA DIR,
                              3 = x''E0'',
                              4 \Rightarrow BRA
                              5 => x"00",
                              others \Rightarrow x"00");
enable : process (address)
begin
      if ((to integer(unsigned(address)) >= 0) and
          (to integer (unsigned (address)) <= 127)) then
             EN <= '1';
      else
             EN <= '0';
      end if;
end process;
memory : process (clock)
begin
      if (clock'event and clock='1') then
             if (EN='1') then
                    data out <= ROM(to integer(unsigned(address)));</pre>
      end if;
end process;
VHDL имплементација меморијског система за податке за 8-битни рачунарски систем:
type rw type is array (128 to 223) of std logic vector(7 downto 0);
signal RW : rw type;
enable : process (address)
begin
      if ((to integer(unsigned(address)) >= 128) and
          (to integer (unsigned (address)) <= 223)) then
             EN <= '1';
      else
             EN <= '0';
      end if;
end process;
memory: process (clock)
begin
      if (clock'event and clock='1') then
             if (EN='1' and write='1') then
                    RW(to integer(unsigned(address))) <= data in;</pre>
             elsif (EN='\overline{1}' and write='0') then
                    data out <= RW(to integer(unsigned(address)));</pre>
             end if;
      end if;
end process;
VHDL имплементација излазних портова
-- : ADDRESS x"E0"
U3 : process (clock, reset)
begin
      if (reset = '0') then
             port out 00 <= x"00";</pre>
      elsif (clock'event and clock='1') then
             if (address = x"E0" and write = '1') then
                   port_out_00 <= data_in;</pre>
             end if;
```

```
end if;
end process;
-- port out 01 description : ADDRESS x"E1"
U4 : process (clock, reset)
begin
      if (reset = '0') then
            port out 01 <= x"00";
      elsif (clock'event and clock='1') then
            if (address = x"E1" and write = '1') then
                   port out 01 <= data in;</pre>
            end if;
      end if:
end process;:
"the rest of the output port models go here..."
VHDL имплементација за Memory data out Bus
```

```
MUX1: process (address, rom data out, rw data out, port in 00, port in 01,
port in 02, port in 03, port in 04, port in 05, port in 06, port in 07, port in 08,
port in 09, port in 10, port in 11, port in 12, port in 13, port in 14, port in 15)
begin
      if ((to integer(unsigned(address)) >= 0) and
         (to integer (unsigned (address)) <= 127)) then
            data out <= rom data out;
      elsif ((to integer(unsigned(address)) >= 128) and
             (to integer (unsigned (address)) <= 223)) then
            data out <= rw data out;
      elsif (address = x"F0") then data out <= port in 00;
      elsif (address = x"F1") then data out <= port in 01;</pre>
      elsif (address = x"F2") then data out <= port in 02;
      elsif (address = x"F3") then data out <= port_in_03;</pre>
      elsif (address = x"F4") then data_out <= port_in_04;</pre>
      elsif (address = x"F5") then data out <= port in 05;
      elsif (address = x"F6") then data out <= port in 06;
      elsif (address = x"F7") then data out <= port in 07;
      elsif (address = x"F8") then data out <= port in 08;
      elsif (address = x"F9") then data_out <= port_in_09;</pre>
      elsif (address = x"FA") then data_out <= port_in_10;</pre>
      elsif (address = x"FB") then data_out <= port_in_11;</pre>
      elsif (address = x"FC") then data_out <= port_in_12;</pre>
      elsif (address = x"FD") then data_out <= port_in_13;</pre>
      elsif (address = x"FE") then data_out <= port_in_14;</pre>
      elsif (address = x"FF") then data out <= port in 15;
      else data out <= x"00";
end if;
end process;
```



VHDL имплементација за CPU Data Path

```
when "10" \Rightarrow Bus2 \iff from memory;
            when others \Rightarrow Bus2 \iff x"00";
      end case;
end process;
address <= MAR;
to memory <= Bus1;
INSTRUCTION REGISTER: process (Clock, Reset)
begin
if (Reset = '0') then
IR <= x"00";
elsif (Clock'event and Clock = '1') then
if (IR Load = '1') then
IR <= Bus2;</pre>
end if;
end if;
end process;
MEMORY ADDRESS REGISTER: process (Clock, Reset)
begin
if (Reset = '0') then
MAR <= x"00";
elsif (Clock'event and Clock = '1') then
if (MAR Load = '1') then
MAR <= Bus2;
end if;
end if;
end process;
PROGRAM COUNTER: process (Clock, Reset)
begin
if (Reset = '0') then
PC uns <= x"00";
elsif (Clock'event and Clock = '1') then
if (PC Load = '1') then
PC uns <= unsigned(Bus2);</pre>
elsif (PC Inc = '1') then
PC uns <= PC uns + 1;
end if;
end if;
end process;
PC <= std logic vector(PC uns);
A REGISTER: process (Clock, Reset)
begin
if (Reset = '0') then
A <= x"00";
elsif (Clock'event and Clock = '1') then
if (A Load = '1') then
A <= Bus2;
end if;
end if;
end process;
B REGISTER : process (Clock, Reset)
begin
if (Reset = '0') then
B <= x"00";
elsif (Clock'event and Clock = '1') then
if (B_Load = '1') then
B <= Bus2;
end if;
end if;
end process;
```

```
CONDITION CODE REGISTER: process (Clock, Reset)
begin
if (Reset = '0') then
CCR Result <= x"0";
elsif (Clock'event and Clock = '1') then
if (CCR Load = '1') then
CCR Result <= NZVC;</pre>
end if;
end if;
end process;
VHDL имплементација за ALU
ALU PROCESS: process (A, B, ALU Sel)
      variable Sum uns : unsigned(8 downto 0);
begin
      if (ALU Sel = "000") then - ADDITION
            --- Sum Calculation -----
            Sum uns := unsigned('0' & A) + unsigned('0' & B);
            Result <= std logic vector(Sum uns(7 downto 0));</pre>
            --- Negative Flag (N) ------
            NZVC(3) \le Sum uns(7);
            --- Zero Flag (Z) ------
            if (Sum uns(7 downto 0) = x"00") then
                   NZVC(2) <= '1';
            else
                  NZVC(2) <= '0';
            end if;
            --- Overflow Flag (V) ------
            if ((A(7)='0' \text{ and } B(7)='0' \text{ and Sum uns}(7)='1') or
                (A(7)='1' and B(7)='1' and Sum uns(7)='0')) then
                   NZVC(1) <= '1';
            else
                  NZVC(1) <= '0';
            end if;
            --- Carry Flag (C) ------
            NZVC(0) \le Sum uns(8);
            elsif (ALU Sel =: "other ALU functionality goes here"
end if;
end process;
VHDL имплементација за контролну јединицу
type state_type is (S_FETCH_0, S_FETCH_1, S_FETCH_2, S_DECODE_3, S_LDA_IMM_4,
S_LDA_IMM_5, S_LDA_IMM_6, S_LDA_DIR_4, S_LDA_DIR_5, S_LDA_DIR_6, S_LDA_DIR_7, S_STA_DIR_4, S_STA_DIR_5, S_STA_DIR_6, S_STA_DIR_7, S_STA_DIR_8, S_ADD_AB_4, S_BRA_4, S_BRA_5, S_BRA_6, S_BEQ_4, S_BEQ_5, S_BEQ_6, S_BEQ_7);
signal current state, next state : state type;
STATE MEMORY : process (Clock, Reset)
begin
      if (Reset = '0') then
            current_state <= S_FETCH_0;</pre>
      elsif (clock'event and clock = '1') then
            current_state <= next state;</pre>
      end if:
end process;
NEXT STATE LOGIC : process (current state, IR, CCR Result)
begin
      if (current state = S FETCH 0) then
            next state <= S FETCH 1;</pre>
      elsif (current state = S FETCH 1) then
```

```
next state <= S FETCH 2;</pre>
      elsif (current_state = S FETCH 2) then
             next_state <= S_DECODE_3;</pre>
      elsif (current state = S DECODE 3) then
             -- select execution path
             if (IR = LDA_IMM) then -- Load A Immediate
                   next_state <= S_LDA_IMM_4;</pre>
             elsif (IR = LDA_DIR) then -- Load A Direct
                   next_state <= S_LDA_DIR_4;</pre>
             elsif (IR = STA DIR) then -- Store A Direct
                   next state <= S STA DIR 4;
             elsif (IR = ADD AB) then -- Add A and B
                   next state <= S ADD AB 4;
             elsif (IR = BRA) then -- Branch Always
                   next state <= S BRA 4;</pre>
             elsif (IR=BEQ and CCR Result(2)='1') then - BEQ and Z=1
                   next state <= S BEQ 4;</pre>
             elsif (IR=BEQ and CCR Result(2)='0') then - BEQ and Z=0
                   next state <= S BEQ 7;</pre>
             else
                   next state <= S FETCH 0;</pre>
             end if;
      elsif ... : "paths for each instruction go here ... ":
end if;
end process;
OUTPUT LOGIC : process (current state)
begin
      case(current state) is
             when S FETCH 0 => -- Put PC onto MAR to read Opcode
                   IR Load <= '0';</pre>
                   MAR Load <= '1';
                   PC Load <= '0';
                   PC Inc <= '0';
                   \overline{\text{Load}} \ll 0';
                   B Load <= '0';
                   ALU Sel <= "000";
                   CCR Load <= '0';
                   Bus \overline{1} Sel <= "00"; -- "00"=PC, "01"=A, "10"=B
                   Bus2 Sel <= "01"; -- "00"=ALU Result, "01"=Bus1,
                   "10"=from memory
                   write <= <u>'</u>0';
             when S FETCH 1 \Rightarrow -- Increment PC
                   IR Load <= '0';</pre>
                   MAR Load <= '0';
                   PC Load <= '0';
                   PC Inc <= '1';
                   A Load <= '0';
                   B Load <= '0';
                   ALU Sel <= "000";
                   CCR Load <= '0';</pre>
                   Bus1 Sel <= "00"; -- "00"=PC, "01"=A, "10"=B
                   Bus2_Sel <= "00"; -- "00"=ALU, "01"=Bus1, "10"=from memory
                   write <= '0';
                    : "output assignments for all other states go here..." :
      end case;
end process;
```