```
entity demux 1to8 is
      port (A : in bit;
            Sel : in bit_vector (2 downto 0);
            F : out bit vector (7 downto 0));
end entity;
architecture demux 1to8 arch of demux 1to8 is
begin
      F(7) \le A and not Sel(2) and not Sel(1) and not Sel(0);
      F(6) \le A and not Sel(2) and not Sel(1) and Sel(0);
      F(5) \le A and not Sel(2) and Sel(1) and not Sel(0);
      F(4) \le A and not Sel(2) and Sel(1) and Sel(0);
      F(3) \le A and Sel(2) and not Sel(1) and not Sel(0);
      F(2) \le A and Sel(2) and not Sel(1) and Sel(0);
      F(1) \le A and Sel(2) and Sel(1) and not Sel(0);
      F(0) \le A and Sel(2) and Sel(1) and Sel(0);
end architecture;
entity demux 1to8 TB is
end entity;
architecture demux 1to8 TB arch of demux 1to8 TB is
component demux 1to8
      port (A : in bit;
           Sel : in bit_vector (2 downto 0);
               : out bit vector (7 downto 0));
end component;
signal A TB : bit;
signal Sel TB: in bit vector (2 downto 0);
signal F TB
            : out bit vector (7 downto 0));
begin
DUT1: SystemE port map (A => A TB, Sel => Sel TB, F => F TB);
STIMULUS : process
begin
A TB <= '0'; Sel TB <= '001'; wait for 100 ps;
A TB <= '1'; Sel TB <= '001'; wait for 100 ps;
end process;
end architecture;
library IEEE;
use IEEE.std logic 1164.all;
entity Seq Det behavioral is
      port (Clock, Reset : in std logic;
            Din : in std logic;
            Dout
                        : out std logic);
end entity;
architecture Seq Det behavioral arch of Seq Det behavioral is
      sybtype State Type is std logic vector (3 downto 0);
      constant S0 : State Type := '0001';
      constant S1 : State_Type := '0010';
      constant S2 : State Type := '0100';
      constant S3 : State_Type := '1000';
      signal current_state, next_state : State_Type;
begin
      STATE_MEMORY : process (Clock, Reset)
            begin
                  if (Reset='0') then
                       current state <= Start;</pre>
                  elsif (Clock'event and Clock='1') then
                        current state <= next state;</pre>
                  end if;
      end process;
      NEXT STATE LOGIC : process (current state, Din)
            begin
```

```
case (current state) is
                          when S0 =  if (Din = '0') then
                                              next state <= S0;</pre>
                                          else
                                              next_state <= S1;</pre>
                                          end if;
                          when S1 \Rightarrow if (Din = '0') then
                                              next state <= S2;</pre>
                                          else
                                             next state <= S3;</pre>
                                          end if;
                          when S2 \Rightarrow if (Din = '0') then
                                             next state <= S0;</pre>
                                          else
                                              next state <= S3;</pre>
                                          end if;
                          when S3 \Rightarrow if (Din = '0') then
                                             next_state <= S3;</pre>
                                             next_state <= S0;</pre>
                                          end if;
                   end case;
      end process;
      OUTPUT LOGIC : process (current state, Din)
             begin
                   case (current state) is
                          when S1 =  if (Din = '1') then
                                                Dout <= '0';
                                           else
                                                Dout <= '1';
                                           end if;
                          when others
                                        => if (Din = '1') then
                                                Dout <= '1';
                                           else
                                                Dout <= '0';
                                           end if;
                   end case;
      end process;
end architecture;
```