Introduction to Pipelined Execution

COMP 273 Pipelines (1)

Based on Patterson's 61C

Review (1/3)

- Datapath is the hardware that performs operations necessary to execute programs.
- Control instructs datapath on what to do next.
- Datapath needs:
 - access to storage (general purpose registers and memory)
 - computational ability (ALU)
 - helper hardware (local registers and PC)

COMP 273 Pipelines (2)

Based on Patterson's 61

Outline

- Pipelining Analogy
- Pipelining Instruction Execution
- Hazards

COMP 273 Pipelines (3)

Based on Patterson's 61C




With or without your laundry

 Bono, The Edge, Adam Clayton, and Larry Mullen Jr., each have one load of clothes to wash, dry, fold, and put away




- Washer takes 30 minutes
- Dryer takes 30 minutes
- "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers



COMP 273 Pipelines (5)

Based on Patterson's 61

Sequential Laundry




Sequential laundry takes 8 hours for 4 loads

COMP 273 Pipelines (6)

Based on Patterson's 61C

Pipelined Laundry



COMP 273 Pipelines (7)

Based on Patterson's 61C

General Definitions

Latency

- Time to completely execute a certain task
 - For example, time to read a sector from disk is disk access time or disk latency


Throughput

Amount of work that can be done over a period of time

COMP 273 Pipelines (8)

Based on Patterson's 61C

Pipelining Lessons (1/2)




- Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire workload
- <u>Multiple</u> tasks operating simultaneously using different resources
- Potential speedup = <u>Number pipe stages</u>
- Time to "<u>fill</u>" pipeline and time to "<u>drain</u>" it reduces speedup:
 - 2.3X v. 4X in this example

COMP 273 Pipelines (9)

Based on Patterson's 61

Pipelining Lessons (2/2)




- Suppose new Washer takes 20
 minutes, new Stasher takes 20
 minutes. How much faster is pipeline?
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages also reduces speedup

COMP 273 Pipelines (10)

Based on Patterson's 610

Review Datapath



COMP 273 Pipelines (11)

Based on Patterson's 61C

Steps in Executing MIPS

1) <u>IFetch</u>: Fetch Instruction, Increment PC

2) <u>Decode:</u> Instruction, Read Registers

3) Execute:

Mem-ref: Calculate Address

Arith-log: Perform Operation

4) Memory:

Load: Read Data from Memory


Store: Write Data to Memory

5) Write Back: Write Data to Register

COMP 273 Pipelines (13)

Based on Patterson's 61

Pipelined Execution Representation




 Every instruction must take same number of steps, also called pipeline "stages", so some will go idle sometimes


COMP 273 Pipelines (14)

Based on Patterson's 61

Review: Datapath for MIPS



Use datapath figure to represent pipeline




COMP 273 Pipelines (15)

Based on Patterson's 61C

Graphical Pipeline Representation

(In Reg, right half highlight read, left half write (Hint: See Slide#21))



COMP 273 Pipelines (16)

Based on Patterson's 610

Example

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; what is the *instruction* execution rate?
- Non-pipelined Execution, consider LW and ADD:

```
LW: IF + Read Reg + ALU + Memory + Write Reg
= 2 + 1 + 2 + 2 + 1 = 8 ns
ADD: IF + Read Reg + ALU + Write Reg
= 2 + 1 + 2 + 1 = 6 ns
```

Pipelined Execution:

Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns

COMP 273 Pipelines (17)

Based on Patterson's 610


Problems for Pipelined Processors

- There exist *Hazards* that prevent the next instruction from executing during its designated clock cycle
 - Structural hazards: HW cannot support this combination of instructions
 - Control hazards: Pipelining of branches & other instructions can stall the pipeline until the hazard
 - Data hazards: Instruction depends on result of prior instruction still in the pipeline

COMP 273 Pipelines (18)

Based on Patterson's 61

Structural Hazard #1: Single Memory (1/2)



Read same memory twice in same clock cycle

COMP 273 Pipelines (19)

Based on Patterson's 61

Structural Hazard #1: Single Memory (2/2)


• Solution:

- Infeasible and inefficient to create an independent second memory,
 but can simulate this by having two Level 1 Caches
- Use an L1 <u>Instruction Cache</u> and an L1 <u>Data Cache</u>
- Need more complex hardware to control when both caches miss

COMP 273 Pipelines (20)

Based on Patterson's 610

Structural Hazard #2: Registers (1/2)



Can't read and write to registers simultaneously

COMP 273 Pipelines (21)

Based on Patterson's 61


Structural Hazard #2: Registers (2/2)

- Fact: Register access is VERY fast: takes less than half the time of ALU stage
- Solution: modify clocking convention
 - always Write to Registers during first half of each clock cycle
 - always **Read** from Registers during **second half** of each clock cycle
 - Result: can perform Read and Write during same clock cycle

COMP 273 Pipelines (22)

Based on Patterson's 61

Control Hazard: Branching (1/7)



Where do we do the compare for the branch?

COMP 273 Pipelines (23)

Based on Patterson's 61

Control Hazard: Branching (2/7)

- We naively put branch decision-making hardware in ALU stage
 - therefore two more instructions after the branch will always be fetched, whether or not the branch is taken
- Consider: Desired functionality of a branch
 - if we do not take the branch, don't waste any time and continue executing normally
 - if we take the branch, don't execute any instructions after the branch, just go to the desired label

COMP 273 Pipelines (24)

Based on Patterson's 61

Control Hazard: Branching (3/7)

- Initial Solution: Stall until decision is made
 - insert "no-op" instructions that accomplish nothing, just take time
 - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)

COMP 273 Pipelines (25)

Based on Patterson's 61

Control Hazard: Branching (4/7)

• Optimization #1:


- Move asynchronous comparator up to Stage 2
- As soon as instruction is decoded (Opcode identifies is as a branch), immediately make a decision and set the value of the PC (if necessary)
- Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
- Side Note: This means that branches are idle in Stages 3, 4 and 5.

COMP 273 Pipelines (26)

Based on Patterson's 61

Control Hazard: Branching (5/7)

Insert a single no-op (bubble)



Impact: 2 clock cycles per branch instruction, slow

COMP 273 Pipelines (27) Based on Patterson's 61

Control Hazard: Branching (6/7)

- Optimization #2: Redefine branches
 - Old definition: if we take the branch, none of the instructions after the branch get executed by accident
 - New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed
 - This is called the branch-delay slot

COMP 273 Pipelines (28)

Based on Patterson's 610


Control Hazard: Branching (7/7)

- Notes on Branch-Delay Slot
 - Worst-Case Scenario: can always put a no-op in the branch-delay slot
 - Better Case: can find an instruction preceding the branch which can be placed in the branch-delay slot without affecting flow of the program
 - *Re-ordering instructions* is a common method of speeding up programs
 - Compiler must be very smart in order to find instructions to do this
 - Usually can find such an instruction at least 50% of the time
 - Jumps also have a delay slot!

COMP 273 Pipelines (29)

Based on Patterson's 610

Example: Nondelayed vs. Delayed Branch




COMP 273 Pipelines (30)

Based on Patterson's 61

Simulating Hazards

MARS can simulate delayed branches




COMP 273 Pipelines (31)

Based on Patterson's 61

Data Hazards

Dependencies backwards in time are hazards




COMP 273 Pipelines (32)

Based on Patterson's 61

Data Hazard Solution: Forwarding

Forward result from one stage to another




"or" hazard solved by register hardware

Based on Patterson's 61

Data Hazard: Loads (1/3)

Dependencies backwards in time are hazards




- Can't solve with forwarding
- Must stall (i.e., inserting nop) instruction dependent on load, then forward (more hardware)

COMP 273 Pipelines (34)

Based on Patterson's

Data Hazard: Loads (2/3)

- Hardware must stall pipeline
- Also called "interlock"



COMP 273 Pipelines (35)

Based on Patterson's 61

Data Hazard: Loads (3/3)

- Instruction slot after a load is called load delay slot
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- If compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot
- Alternatively: could redefine instruction semantics to introduce a delay slot, i.e., after lw (or lb or lbu) instruction, the data isn't actually available in the destination register until an extra instruction later

COMP 273 Pipelines (36)

Based on Patterson's 61

Optimization (1/3)

- Now that we know what is fast and what is slow, how do we write fast programs?
 - As long as we avoid hazards and corresponding pipeline stalls, we maximize instruction throughput.
- First, simplest technique: maintain locality
 - Stalling a cycle or two for a control/data hazard is nothing compared to stalling hundreds of cycles for a cache miss!

COMP 273 Pipelines (40)

Based on Patterson's 61

Optimization (2/3)

- Instruction reordering:
 - Be aware of delay slots, reorder instructions to put a useful yet unrelated instruction in a delay slot.
 - This is a pretty tedious task: compilers and even assemblers do a good job of doing the dirty work for you.

COMP 273 Pipelines (41)

Based on Patterson's 61

Question

 Assume 1 instr/clock, delayed branch, 5 stage pipeline, forwarding, interlock on unresolved load hazards (after 10³ loops, so pipeline full)



```
Loop: lw $t0, 0($s1)
addu $t0, $t0, $s2
sw $t0, 0($s1)
addiu $s1, $s1, -4
bne $s1, $s3, Loop
nop
```

 How many pipeline stages (clock cycles) per loop iteration to execute this code?

COMP 273 Pipelines (42)

Based on Patterson's 6

Answer

 Assume 1 instr/clock, delayed branch, 5 stage pipeline, forwarding, interlock on unresolved load hazards (after 10³ loops, so pipeline full)

```
Loop: 1 lw $t0, $t0, $s1)
3 addu $t0, $t0, $s2
4 sw $t0, 0 ($s1)
5 addiu $s1, $s1, -4
6 bne $s1, $s3, Loop
7 nop (delayed branch means we execute this instruction)
```

 How many pipeline stages (clock cycles) per loop iteration to execute this code?

COMP 273 Pipelines (43)

Based on Patterson's 61

Optimization Question

Instruction Reordering Example

– The loop takes 7 clock cycles per iteration. Can you improve it?

```
Loop: lw $t0, 0($s1)
nop
addu $t0, $t0, $s2
sw $t0, 0($s1)
addiu $s1, $s1, -4
bne $s1, $s3, Loop
nop
```

COMP 273 Pipelines (44) Based on Patterson's 61

Intruction Reordering Solution

 Reordering can reduce the number of cycles to 5 per iteration:

```
Loop: lw $t0, 0($s1)

addiu $s1, $s1, -4

addu $t0, $t0, $s2

bne $s1, $s3, loop

sw $t0, 4($s1)
```

COMP 273 Pipelines (45)

Based on Patterson's 61

Optimization (3/3): Loop Unrolling

- Branches are difficult, just avoid them if possible.
- For a loop with a fixed number of iterations, write the assembly code by just writing the body of the loop out repeatedly rather than using conditional branches.
- Tradeoff: more total code but fewer instructions executed overall and fewer branch instructions → means faster execution time.
- Can also partially unroll large loops!

COMP 273 Pipelines (46)

Based on Patterson's 610

```
addi $s0, $0, $0  # $s0 = 0
loop: lw $t0, 0($s1)
     add $s2, $s2, $t0
     addi $s1, $s1, 4
     addi $s0, $s0, 1
     slt $t1, $s0,
     bne $t1, $0, loop
```

If this loop were longer, it would be useful to eliminate the counter s0 and instead keep track of the target end address s1+4n and eliminate two instructions in the loop

if \$s0 < 4 # then loop

What does this code do



```
lw ($t0) 0 ($s1)
add $s2, $s2, $t0
lw $t0, 4($s1)
add $s2, $s2, $t0
lw $t0, 8($s1)
add $s2, $s2, $t0
lw $t0, 12($s1)
add $s2, $s2, $t0
```

COMP 273 Pipelines (48)

Based on Patterson's 610

```
lw $t0, 0($s1)
lw $t1, 4($s1)
lw $t2, 8($s1)
lw $t3, 12($s1)
add $s2, $s2, $t0
add $s2, $s2, $t1
add $s2, $s2, $t2
add $s2, $s2, $t3
```



Can still rearrange to use fewer registers

COMP 273 Pipelines (49)

Based on Patterson's 61C

```
lw $t0, 0($s1)
lw $t1, 4($s1)
add $s2, $s2, $t0
add $s2, $s2, $t1
lw $t0, 8($s1)
lw $t1, 12($s1)
add $s2, $s2, $t0
add $s2, $s2, $t1
```



Can still rearrange to use fewer registers

OMP 273 Pipelines (50)

Based on Patterson's 61C

The Big Picture

 Although the compiler generally relies on the hardware to resolve hazards and thereby ensure correct execution, the compiler must understand the pipeline to achieve the best performance. Otherwise, unexpected stalls will reduce the performance of the compiled code.

COMP 273 Pipelines (53)

Based on Patterson's 610

Questions



- A. Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my shirt.
- B. Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).
- C. We can <u>rely on compilers</u> to help us avoid all data hazards by reordering instructions.

COMP 273 Pipelines (55)

Based on Patterson's 61

Things to Remember (1/2)

- Optimal Pipeline
 - Each stage is executing part of an instruction each clock cycle.
 - One instruction finishes during each clock cycle.
 - On average, execute far more quickly.
- What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.

COMP 273 Pipelines (60)

Based on Patterson's 61

Things to Remember (2/2)

- Pipelining is a BIG IDEA
 - widely used concept
- What makes it less than perfect?
 - Structural hazards: suppose we had only one cache?
 - ⇒ Need more HW resources
 - Control hazards: need to worry about branch instructions?
 - ⇒ Delayed branch
 - Data hazards: an instruction depends on a previous instruction

COMP 273 Pipelines (61)

Based on Patterson's 61

Review and More Information

- Textbook Section 4.5 and 4.6
- Hazards in Sections 4.7 and 4.8

COMP 273 Pipelines (63)

Based on Patterson's 61

Extra Question



```
memcopy( int[] A, int[] B, int n ) {
    for ( int i = 0; i < n; i++ ) A[i] = B[i];
}</pre>
```

- Assume a MIPS machine with 1 instruction per clock cycle, delayed branching, a
 5 stage pipeline, forwarding, and interlock on unresolved load hazards
- Respect register conventions
- Use only true assembly language
- Use careful instruction ordering to make a loop that takes the shortest possible number of cycles to complete

2

COMP 273 Pipelines (64)

Based on Patterson's 61