

Outline

- Memory Hierarchy
- Direct-Mapped Cache
- Types of Cache Misses
- A (long) detailed example

Memory Hierarchy (1/4)

Processor

- executes programs
- runs on order of nanoseconds to picoseconds
- needs to access code and data for programs: where are these?


Disk

- HUGE capacity (virtually limitless)
- VERY slow: runs on order of milliseconds
- so how do we account for this gap?

Memory Hierarchy (2/4)

- Memory (DRAM)
 - smaller than disk (not limitless capacity)
 - contains <u>subset</u> of data on disk: basically portions of programs that are currently being run
 - much faster than disk: memory accesses don't slow down processor quite as much
 - Problem: memory is still too slow (hundreds of nanoseconds)
 - Solution: add more layers (caches)

Memory Hierarchy (3/4)




Size of memory at each level

As we move to deeper levels the latency goes up and price per bit goes down.

Memory Hierarchy (4/4)

- If level is closer to Processor, it must...
 - Be smaller
 - Be faster
 - Contain a subset (most recently used data) of lower levels beneath it (i.e., levels farther from processor)
 - Contain <u>all</u> the data in higher levels above it (i.e., levels closer to processor)
- Lowest Level (usually disk) contains all available data
- Is there another level lower than disk?

Memory Hierarchy



• Purpose:

Faster access to large memory from processor

Memory Hierarchy Analogy: Library (1/2)

- You (the processor) are writing a term paper at a table in Schulich
- Schulich Library is equivalent to <u>disk</u>
 - essentially limitless capacity
 - very slow to retrieve a book
- Table is memory
 - smaller capacity: means you must return book when table fills up
 - easier and faster to find a book there once you've already retrieved it

Memory Hierarchy Analogy: Library (2/2)

- Open books on table are <u>cache</u>
 - smaller capacity: can have very few open books fit on table; again,
 when table fills up, you must close a book
 - much, much faster to retrieve data
- Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library

Memory Hierarchy Basis

- Disk contains everything
- When Processor needs something, bring it into to all upper levels of memory
- Cache contains copies of data in memory that are being used
- Memory contains copies of data on disk that are being used
- Entire idea is based on *Temporal Locality*: if we use it now, we'll want to use it again soon (a Big Idea)

Cache Design

- How do we organize cache?
- Where does each memory address map to?
 - Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.
- How do we know which elements are in cache?
- How do we quickly locate them?


Direct-Mapped Cache (1/2)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache to see if the data exists in the cache
 - A block is the unit of transfer between cache and memory

Direct-Mapped Cache (2/2) **Memory 4 Byte Direct Address** Cache Memory **Mapped Cache** Index Cache Location 0 can be occupied by data from: -Memory location 0, 4, 8, ... – In general: any memory location that is multiple of 4

Issues with Direct-Mapped

- 1 Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- 2 What if we have a block size > 1 byte?
- Solution: divide memory address into three fields



Direct-Mapped Cache Terminology

- All fields are read as unsigned integers.
- The *Index*: specifies the cache index (which "row" of the cache we should look in)
- The Offset: once we've found correct block, specifies which byte within the block we want
- The Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location

- Suppose we have a direct-mapped 16KB cache with 4 word blocks.
- Determine the size of the tag, index and offset fields if we're using a 32-bit architecture.



Offset

- need to specify correct byte within a block
- block contains

```
4 \text{ words} = 16 \text{ bytes} = 2^4 \text{ bytes}
```

need 4 bits to specify correct byte

Index

- need to specify correct row in cache
- cache contains 16 KB = $2^4 2^{10} = 2^{14}$ bytes block contains 2^4 bytes (4 words)

```
# rows/cache = # blocks/cache (there's one block/row)
= \frac{\text{bytes/cache}}{\text{bytes/row}}
= \frac{2^{14} \text{ bytes/cache}}{2^4 \text{ bytes/row}}
= 2^{10} \text{ rows/cache}
```

need 10 bits to specify this many rows

Tag

- used remaining bits as tag
- tag length = memory address bits minus offset bits minus index bits

= 32 - 4 - 10 bits

= 18 bits

so the tag is leftmost 18 bits of memory address

Accessing data in a direct mapped cache

- Example: 16KB, directmapped, 4 word blocks
- Read 4 addresses

0x0000014

0x000001C

0x0000034

0x00008014

- Memory values on right:
 - Let us only consider cache and memory levels of hierarchy

Memory

Address (hex)	Value of Word
•••	•••
0000010	1
00000014	2
00000018	3
000001C	4
•••	
00000030	5
00000034	6
0000038	7
000003C	8
•••	••
00008010	9
00008014	10
00008018	11
0000801C	12
•••	•••

Accessing data in a direct mapped cache

4 Addresses:

```
0x0000014, 0x0000001C, 0x00000034, 0x00008014
```


 4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields 0000000000000000 000000001 0100 0000000000000000 000000001 1100 0000000000000000 000000011 0100 0000000000000010 000000001 0100

Tag Index Offset

Accessing data in a direct mapped cache

- Lets go through accessing some data in this cache
 - 16KB, direct-mapped, 4 word blocks
- Will see 3 types of events:
- <u>cache miss</u>: nothing in cache in appropriate block, so fetch from memory
- <u>cache hit</u>: cache block is valid and contains proper address, so read desired word
- <u>cache miss, block replacement</u>: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory

16 KB Direct Mapped Cache, 16B blocks




Read 0x0000014

0000000000000000 000000001 0100 Tag field Index field Offset **Valid** 0x4-70x8-b0xc-f0x0-3**Tag** Index 1234567 ••• ••• 10220 **1023**0

So we read block 1 (000000001)

			rag nelu		idex ileid	Oliset
V	ali	d				
Index 0 1 2 3 4 5 6 7	X	Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
·						_
•••				•••		
1022 1023	0					
1023	0					


No valid data



So load that data into cache, setting tag, valid

Va	00000	00000000 Tag field		000000001 ndex field		Address (hex) Val 0000010	lue of Word
Index	/	0 x 0-3	0x4-7	0x8-b	0xc-f	00000014	3
	0 1	1	2	3	4	00000018 0000001C	4
2 (0	<u> </u>	_				•••
3 <u>[</u> 0	0					00000030	<u>5</u>
5	0					00000038	7
	0					0000003Cl	8
· _	<u> </u>			·		00008010	9
 1022	a		•••			00008014	10 11
1023						0000801C	12
				-		•••	•••

Read from cache at offset, return word 2




Read 0x000001C

0000000000000000 000000001 1100 Tag field Index field Offset

Valid 0x4-7d-8x00x0-30xc-f <u>Tag</u> Index 3 1234567 ••• ••• **1022**0 **1023**0

Data valid, tag OK, so read offset return word 4




Read 0x0000034


0000000000000000 000000011 0100 Tag field Index field Offset

Value Va	alic C		0x0-3	0x4-7	0x8-b	0xc-f
0 1	0 1	0	1	2	3	4
2	0					
3	0					
1 2 3 4 5 6 7	0					
6	0					
7 [0					
•••				•••		
1022 1023	0					
1023	0					


So read block 3



No valid data



Load that cache block, return word 6




Read 0x00008014

Valid 0x4-70x8-b0x0-30xc-f <u>Tag</u> Index 3 1234567 6 8 ••• ••• **1022**0 10230

So we read block 1, Data is Valid

			149 11514		1.0.024 11.01.01	
V ₂ Index	alic X	t Tag	0 x 0-3	0x4-7	0x8-b	0xc-f
\ 0	0					
\ 1	1	0	1	2	3	4
2	0					
3	1	0	5	6	7	8
4	0					
5	0					
2 3 4 5 6 7	0					
7	0					
			-			_
•••				•••		
1022	0					
1022 1023	Ō					


Cache Block 1 Tag does not match (0 != 2)



Miss, replace block 1 with new data & tag

!	00000	00000000 Tag field		00000001 ndex field		Address (hex) Va	lue of Word
Val Index_	Tag	0x0-3	0 x 4-7	0x8-b	0xc-f	00000010 00000014 00000018	1 2 3
0 1	2	9	10	11	12	0000001C	4
2 0 3 1	0	5	6	7	8	00000030	5
4 0 5 0						00000034 00000038 0000003C	7 8
7 0						0000003C 	9
 1022	ı		•••			00008014	10 11
1023 <u>0</u>						0000801c	12

And return word **10**



Do an example yourself. What happens?

- Cache: Hit, Miss, Miss with replace? Values returned: 1,2,3,4,5,...,11,12?

...

Cacl Inde	1e al X	id _{Tag}	0 x 0-3	0x4-7	0x8-b	0xc-f
0	0 1	2	9	10	11	12
2 3	\overline{Q}	_			-	
	0	U	5	6	/	8
4 5 6	0					
6 7	0					

Answers

0x00000030 a <u>hit</u>

```
Index = 3, Tag matches,
Offset = 0, value = 5
```

0x000001c a miss

```
Index = 1, Tag mismatch, so
replace from memory,
Offset = 0xc, value = 4
```

- Therefore, returned values are:
 - -0x00000030 = 5
 - -0x000001c = 4

Memory

Address (hex) Value of Word

•••	•••
00000010 00000014	1
00000014	2
00000018	3
0000001C	4

•••	•••
0000030	5
00000034	6
0000038	7
000003C	8
•••	••
00008010	9
 00008010 00008014	9
	9 10 11
00008014	9 10 11 12

"And in Conclusion..."

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy:
 - each successively higher level contains "most used" data from next lower level
 - exploits <u>temporal locality</u> and <u>spatial locality</u>
- Locality of reference is a Big Idea

Review and More Information

• Sections 5.1 - 5.3 of textbook