
Single Cycle CPU Control

COMP 273

Summary: A Single Cycle Datapath

Rs, Rt, Rd, Imed16 connected to datapath



An Abstract View of the Critical Path

32

This affects how much you can overclock your PC!

Ideal

Instruction

Memory

Clk

Instruction


Next

Address

Address

Clk

PC




Clk

Recap: Meaning of the Control Signals

- nPC_MUX_sel: "n"=next
- This is the version without jump instructions


 $0 \Rightarrow PC \leftarrow PC + 4$ $1 \Rightarrow PC \leftarrow PC + 4 + 4$ {SignExt(Im16), 00}



Instruction Fetch Unit at the End of BRANCH (Ex. BEQ)

31 26 21 16 0 op rs rt immediate

• if (isZero == 1) then PC = PC + 4 + SignExt[imm16]*4;



→Instruction<31:0>

- What is meaning of nPC_sel?
 - Branch / not branch instruction
- If BEQ instruction AND isZero are true, then do the branch (i.e., PC+4+SignExt[imm16]*4).
 Otherwise, no branch (i.e., PC+4)
- How does this need to change for BNE?
- Note: diagram at left shown without jump part of instruction fetch logic circuit

Recap: Meaning of the Control Signals

ExtOp: $0 \Rightarrow$ "zero";

1 ⇒ "sign"

ALUsrc: $0 \Rightarrow \text{regB}$;

 $1 \Rightarrow immed$


ALUctr: "add", "sub", "or"

MemWr: $1 \Rightarrow$ write memory


MemtoReg: $0 \Rightarrow ALU$; $1 \Rightarrow Mem$

RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"

RegWr: $1 \Rightarrow$ write register




RTL: The ADD Instruction




add rd, rs, rt


- MEM[PC]
 - Fetch the instruction from memory
- R[rd] = R[rs] + R[rt]
 - The actual operation
- PC = PC + 4
 - Calculate the next instruction's address

The Single Cycle Datapath during ADD







Single Cycle Datapath during **OR** Immediate?




R[rt] = R[rs] OR ZeroExt[Imm16]




The Single Cycle Datapath during LOAD?




R[rt] = Data Memory {R[rs] + SignExt[imm16]}




The Single Cycle Datapath during **STORE**?




Data Memory {R[rs] + SignExt[imm16]} = R[rt]




The Single Cycle Datapath during BRANCH (Ex. BEQ)




The Single Cycle Datapath during JUMP (J)




New PC = { PC[31..28], target address, 00 }




Step 4: Given Datapath: RTL ⇒ Control




A Summary of the Control Signals







Control Logic to implement Jump



Control Logic to implement Jump



Question



- A. If MemToReg='x' & ALUctr='sub', then is the instruction <u>SUB</u> or <u>BEQ?</u>
- B. Which of the two signals is not the same (i.e., 1, 0, x) for ADD, LW, SW? RegDst or ALUctr?
- C. "Don't Care" signals are useful because we can simplify our implementation of the combinatorial Boolean control functions. F / T?

Question, True or False 🥏


- 1. We should use the main ALU to compute PC=PC+4
- 2. The ALU is inactive for memory reads or writes.

True, false, or don't care?



And in Conclusion... Single cycle control

- 5 steps to design a processor
 - 1. Analyze instruction set => datapath <u>requirements</u>
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. <u>Analyze</u> implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. <u>Assemble</u> the control logic
- Control is the hard part
- MIPS makes that easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates



Review and More Information

Textbook Section 4.4 (A Simple Implementation Scheme)