



Multiplexes

Multiplexer is a combinational ckt which has many data i/p and one o/p line.




*> Mux is known as many to one ckt.


*> Data selector

*> Universal logic ckt

*> Parallel to Serial data converter



2x1 Mux




Truth table


S	Y
0	I ₀
1	I ₁

$$Y = \bar{S} I_0 + S I_1$$

Logic ckt




4x1 Mux



~~Y = I0 + I1 + I2 + I3~~

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



Note


Mux is two level AND-OR gate.

114 for 8x1 mux

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1$$

1) Implementation of higher order mux using lower order mux

4x1 using 2x1 mux




$$4 \times 1 \xrightarrow{2+1=3} 2 \times 1$$

$$Y = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S_1 I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3$$

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

114

$$8 \times 1 \xrightarrow{4+2+1} 2 \times 1$$



$$y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 +$$

$$S_2 S_1 S_0 I_1$$

$$S_2 S_1 S_0 I_1$$

b. 50

$$16 \times 1 \xrightarrow[8+4+2+1]{15} 2 \times 1$$

$$64 \times 1 \xrightarrow[32+16+8+4+2+1]{63} 2 \times 1$$

$$256 \times 1 \xrightarrow{255} 2 \times 1$$

$$2^n \times 1 \xrightarrow{2^n - 1} 2 \times 1$$

1000

$$16 \times 1 \xrightarrow{4+1} 4 \times 1$$

$$64 \times 1 \xrightarrow{16+4+1} 4 \times 1$$

$$256 \times 1 \xrightarrow[8+1]{9} 8 \times 1$$



$$256 \times 1 \xrightarrow[16+1]{17} 16 \times 1$$

$$(1 + x + x^2 + \dots + x^{n-1})$$

$y = x^n = \text{big one}$
 $x = \text{small one}$

Mux as a Universal logic circuit

✓ For NOT gate



Select line \rightarrow variable
Data inputs \rightarrow constant values
e.g. 1, 0, complemented form

1 \rightarrow VDD
0 \rightarrow GND

Alternate

For 2x1 mux

$$Y = \bar{A}D_0 + AD_1$$

$$= \bar{A} \cdot 1 + A \cdot 0$$


$$= \bar{A}$$

Q. A 2x1 mux having two data inputs
Is other to find out as 2 gates

So for NOT gate only one
2x1 mux is required.


✓ FOR AND gate

A	Y
0	0
1	B



$$Y = A \cdot B$$

Alternate



If $A=0$ then o/p = 0
If $A=1$ then o/p = B.

for AND gate only
one

OR



or

$$Y = \bar{A}D_0 + AD_1$$

$$= A \cdot 0 + A \cdot B$$

$$= AB$$

For OR gate



A	B
0	B
1	1

if $A = 0$ then O/P is B
 if $A = 1$ then O/P is 1


$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{A}B + A \cdot 1$$

$$= A + B$$

p-14
Q 28 -

For NAND gate



$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{A}1 + A\bar{B}$$

$$= \bar{A} + A\bar{B}$$

$$= \bar{A}(\bar{B} + B) + A\bar{B}$$


$$= \bar{A}(\bar{B} + B) + A\bar{B}$$

$$= \bar{A} + A\bar{B}$$

$$= \bar{A} + \bar{B}$$

so NAND require 2 - 2x1 MUX (1 for \bar{B})

For NOR gate




$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{A}\bar{B} + A \cdot 0$$

$$= \bar{A}\bar{B}$$

NOR requires - 2 - 2x1 mux (1 for \bar{B})

EXNOR




$$Y = \bar{B}I_0 + BI_1$$

$$= \bar{A}\bar{B} + A\bar{B}$$

So 2 input 2x1 mux is require (1 for B)

EXNOR



$$Y = \bar{B}I_0 + BI_1$$

$$= \bar{A}\bar{B} + AB \quad (1 \text{ for } \bar{B})$$

for EXNOR - 2x1 mux is required


✓ Half adder

→ 3 → 2x1


✓ Half subtractor

→ 3 → 2x1

2x1 Exor 2 1 OR
2x1 1x1




easy AND using 4-Mux




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


OR gate using 4x1




NAND gate using 4x1



NOR gate using 4x1




EX OR



this is the truth table o/p

EX NOR



For 1+A


~~2~~ (2) → 4x1

HS

(2) → 4x1


Minimized logic expression of Mux:

Q3:



$$\begin{aligned}
 Y &= \bar{S}_1 \bar{S}_0 S_2 + \bar{S}_1 S_0 S_1 + S_1 \bar{S}_0 S_2 + S_1 S_0 S_3 \\
 &= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} C + A B C \\
 &= \bar{A} \bar{C} [B + \bar{B}] + A C [B + \bar{B}] \\
 &= \bar{A} \bar{C} + A C \\
 &= A \odot C
 \end{aligned}$$

we by ✓
op whenever





$$\begin{aligned}
 Y &= \bar{A} \bar{B} C + \bar{A} B \cdot 1 + A \bar{B} \cdot 0 + A B \bar{C} \\
 &= \bar{A} \bar{B} C + \bar{A} B + A B \bar{C}
 \end{aligned}$$

	$\bar{B} \bar{C}$	$\bar{B} C$	$B \bar{C}$	$B C$
\bar{A}		1	1	1
A		0		1

$$Y = \bar{A} C + B \bar{C}$$

Q2




$$\begin{aligned}
 A \oplus B &= \sum m(1, 2) \\
 &= \pi M(0, 3)
 \end{aligned}$$

Q10

$$f = a\bar{y} + by$$

$$= (ac + bc)\bar{y} + xc$$



Q13


$$f(A, B, C) = \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

$$= \bar{A}\bar{B}[C + \bar{C}]$$

$$= \bar{A}\bar{B}$$


NOR $\rightarrow 2 \rightarrow 2 \times 2$

Q15




IV Implementation of given logical expression.

Q12 $f(A, B) = \sum m(0, 1, 3)$ using 4×1 mux.



minterm
 $\sum m()$
 $= 1$ (minterm)

Q Implement $f(A, B, C) = \sum m(0, 1, 5, 6)$ using 8×1



→ so any 3 variable can be implemented


Imp { so any n -variable → one $2^n \times 1$ mux can be implemented.

Q Implement $f(A, B, C) = \sum m(0, 1, 5, 6)$ using 4×1 mux with A, B as select line.

Implementation table

	I_0	I_1	I_2	I_3
\bar{C}	0	2	4	6
C	1	3	5	7
	1	0	C	\bar{C}

	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



3-variable f^n \rightarrow One 4x1 mux and 1 NOT gate
 \rightarrow one 8x1 mux


so n -variable \rightarrow $2^n \times 1$ mux
 $\rightarrow 2^{n-1} \times 1$ & one NOT gate

Q Implement $f(A, B, C) = \sum m(1, 2, 3, 6, 7)$ using 4x1 mux with

- 1) AB as select
- 2) AC as select
- 3) BC as select.

AB as select

\bar{C}	I_0	I_1	I_2	I_3
0	0	②	4	⑥
1	①	③	5	⑦
	C	1	0	1




so using one 4x1 mux \rightarrow any two variable
 \rightarrow some of three variables

using one 4x1 mux & one NOT gate \rightarrow any 2
 \rightarrow any 3 variables.

using one 8x1 mux $\left\{ \begin{array}{l} \text{any 3} \\ \text{some of 4 variables} \end{array} \right.$

ii) AC select line




	T_0	T_1	T_2	T_3
\bar{B}	0	①	4	5
B	②	③	⑥	⑦
	B	1	B	B

A	B	C	\bar{B}
0	0	0	\bar{B}
0	0	1	\bar{B}
0	1	0	B
0	1	1	B
1	0	0	\bar{B}
1	0	1	\bar{B}
1	1	0	B
1	1	1	B

\bar{B}	T_0	T_1	T_2	T_3
B	0	①	4	5
B	②	③	⑥	⑦

get it... :-)

iii) BC as select line



	T_0	T_1	T_2	T_3
\bar{A}	0	①	②	③
A	4	5	⑥	⑦
	0	\bar{A}	1	1

0 $f(A, B, C) = \bar{A} + BC$ using 4x1 mux

$f(A, B, C) = \pi M(1, 2, 3, 7)$ using 4x1 mux

F.A using 8x1 mux (5) \rightarrow 5 means not single mux
F.A using 4x1 mux (5)

11
Q3 W.B

	Σ_0	Σ_1	Σ_2	Σ_3	Σ_4	Σ_5	Σ_6	Σ_7
\bar{B}	0	2	4	6	8	10	12	14
B	1	3	5	7	9	11	13	15
	0	D	0	0	1	\bar{D}	0	0


$$f = (A, B, C, D) = \sum m(3, 8, 9, 10)$$

Q5 solve urself

Q8 $F(a, b, c) = \bar{b}\bar{c} + bc + a\bar{b}$

Imp.

$ab \backslash c$	\bar{c}	c	
$\Sigma_0 - \bar{a}\bar{b}$	1		\bar{c}
$\Sigma_1 - \bar{a}b$		1	c
$\Sigma_3 - ab$		1	c
$\Sigma_2 - a\bar{b}$	1	1	1



By using K-MAP

or you do same problem using implementation.

Q12


	Σ_0	Σ_1	Σ_2	Σ_3
\bar{Z}	0	2	4	6
Z	1	3	5	7
	\bar{Z}	Z	Z	Z

4-variable using 4x1 mux using k-map
 $f(A, B, C, D)$

$\bar{A}\bar{B} \backslash CD$	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
$\bar{A}\bar{B}$	1	1			\bar{C}
$\bar{A}B$		1	1		D
AB		1	1	1	$C+D$
$A\bar{B}$			1	1	C


$$\bar{C}D + C\bar{D} + CD = C + D$$

DeMux De Mux





Demux can have 1 i/p & many o/p depending upon the select or control lines. Hence it is one to many i.e. or Data distributor.

1x2 Demux





S	Y ₁	Y ₀
0	0	1
1	1	0




$$Y_0 = \bar{S} I$$


$$Y_1 = S I$$

1x4 Demux





Higher order Demux — Lower order.



what is 4x1 demux ??

Decodes:

*> Decoder is many to many cks which is used to
decode binary to other codes such as

- binary to octal (3x8)
- BCD to decimal (4x10)
- binary to hex (4x16)