

Logic gates

NOT
AND
OR } Basic gate

NAND
NOR } Universal gates

EXOR
EXNOR } Exclusive gate

→ exclusive gates are used in arithmetic circuits such as comparators, code converters, parity generators.

NOT gate or Inverter


Symbol




Truth table

A	Y
0	1
1	0

switch circuit



Transistor circuit




→ A → NOT gate → A = Buffer


A → NOT gate → NOT gate → A = Buffer

→ Even no. of NOT gate connected gives Buffer

→ odd no. of NOT gate in following manner gives astable multivibrator



AND gate



Truth table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

A —
B —

Commutative law:

$$A \cdot B = B \cdot A$$


satisfied.

Associative law:

$$A \cdot B \cdot C = (A \cdot B) \cdot C = (A \cdot C) \cdot B = (B \cdot C) \cdot A$$



satisfied

AND gate using diodes:



A	B	D_A	D_B	Y
0	0	on	on	0
0	1	on	off	0
1	0	off	on	0
1	1	off	off	1

OR gate



switch circuit

Truth table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Commutative law:

$$A + B = B + A$$


Satisfied

Associative law:

$$A + B + C = (A + B) + C = A + (B + C) \neq (A + C) + B$$



Satisfied

Diode circuit of OR gate:



A	B	DA	DB	Y
0	0	open	open	0
0	1	open	sc	1
1	0	sc	open	1
1	1	sc	sc	1

NAND gate




→ NAND gate is also called as bubbled OR gate.

Truth table


A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

switch ckt



$$Y = \overline{A \cdot B}$$

Transistor diagram:



A	B	T ₁	T ₂	Y
0	0	open	open	1
0	1	open	sc	1
1	0	sc	open	1
1	1	sc	sc	0



Commutative law: $\overline{A \cdot B} = \overline{B \cdot A}$

satisfied

Associative law: $\overline{(\overline{A \cdot B}) \cdot C} \neq \overline{A \cdot B \cdot C}$

not satisfied.

NOR gate




→ NOR gate is also called bubbled AND.

Truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Switch ckt



Commutative law:


$$\overline{A+B} = \overline{B+A} \quad \text{satisfied}$$

Associative law:


$$\overline{A+B+C} \neq \overline{(A+B)+C} \quad \text{not satisfied!}$$

$$\neq \overline{(A+C)+B}$$

Transistor diagram:



EX-OR gate!

A
 B  $y = A \oplus B$

$= A\bar{B} + \bar{A}B$... SOP form

$= (A+B)(\bar{A}+\bar{B})$... POS form

A	B	y
0	0	0
0	1	1
1	0	1
1	1	0

Note!

if $A=B$, o/p = 0

if $A \neq B$, o/p = 1

Commutative law:

$$A \oplus B = B \oplus A$$

satisfied

Associative law:

$$A \oplus B \oplus C = (A \oplus B) \oplus C$$

satisfied.

$$= A \oplus (B \oplus C)$$

Imp

*

$$A \oplus A = 0$$



$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

Note! In EXOR gate, o/p is logic 1 when no. of 1's at the i/p is odd no., hence its called 'odd no. detector circuit'

EX-NOR gate



$$= AB + \bar{A}\bar{B} \dots \text{pos}$$

$$= (A + \bar{B})(\bar{A} + B) \dots \text{sop}$$

Truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Note:

if $A=B$, o/p = 1

if $A \neq B$, o/p = 0

$$A \odot B = \overline{A \oplus B}$$

$$A \odot B \odot C = \overline{A \oplus B \oplus C}$$

Commutative law:

$$A \odot B = B \odot A \quad \text{satisfied}$$

Associative law:















$$A \odot B \odot C \neq (A \odot B) \odot C$$

$$A \odot B \odot C \odot D = ((A \odot B) \odot C) \odot D$$

associative law satisfied for even no. of i/p,
not satisfied for odd no. of i/p.

$A \odot A = 1$
$A \odot \bar{A} = 0$
$A \odot 0 = \bar{A}$
$A \odot 1 = A$


* EXNOR gate is also called ~~odd~~ even no. of 1's detector circuit since o/p is 1 for even no. of i/p combination are 1.


Logic gate	Alternate Symbol
	
	 Bubbled OR
	 Bubbled AND
	
	
	
	

.... verify each


NAND as universal gate

NOT:  $\overline{A \cdot A} = \overline{A}$


AND:  $\overline{\overline{A \cdot B}} = A \cdot B$

OR: 
$$\begin{aligned} & \overline{\overline{A} \cdot \overline{B}} \\ &= \overline{\overline{A}} + \overline{\overline{B}} \\ &= A + B \end{aligned}$$


NOR:



EXOR:




EXNOR:




NOR as universal gate


NOT:




OR:




AND:



NAND:




EXNOR:



$$\begin{aligned} & \overline{(\overline{A} + \overline{(A+B)})} + \overline{(\overline{B} + \overline{(A+B)})} \\ &= (\overline{A} + \overline{(A+B)}) \cdot (\overline{B} + \overline{(A+B)}) \\ &= (\overline{A} + \overline{A} \cdot \overline{B}) (\overline{B} + \overline{A} \cdot \overline{B}) \\ &= AB + \overline{A} \overline{B} \end{aligned}$$

EXOR:



Logic gate	No. of NAND	No. of NOR
NOT	1	1
AND	2	3
OR	3	2
EXOR	4	5
EXNOR	5	4
NOR	4	1
NAND	1	4