


## Basic Architecture of BIST




\* Testmode : 0 → Normal mode  
1 → Testmode

- \* LFSR : Linear Feedback Shift Register
- \* TPU : Test pattern generator
- \* CUT : Circuit Under Test
- \* ORA : Output Response Analyzer
- \* MISR : Multi Input Signature Register

3 bit LFSR for Test pattern generator (TPG)

$\Rightarrow$  3 bit LFSR Using primitive polynomial

polynomial Equation:  $x^3 + x' + 1$



↳ The LFSR has been seeded to 001.

↳ The LFSR period is  $2^n - 1$

$$m=3 \text{ bit}$$

$$\text{period} = \frac{2^3 - 1}{7} \quad (7 - \text{Unique State})$$

\* initial, dataout-tbg[3] dataout-tbg[2] dataout-tbg[1] = 001


x Next State,

= state,  
dataout-tlg[3] = dataout-tlg[2]  
dataout-tlg[2] = dataout-tlg[1]


`dataout-tbg[3] = dataout-tbg[1]`  
`dataout-tbg[2] = dataout-tbg[3]`

$$\text{dataout\_tbg[2]} = \text{dataout\_tbg[5]} \quad (1)$$
$$\text{dataout\_tbg[1]} = \text{dataout\_tbg[4]} \quad (2)$$

\*  $\text{dataout} = \text{tbg}[3] \quad \text{dataout} = \text{tbg}[2] \quad \text{dataout} = \text{tbg}[1]$



## 1-bit Fulladder for circuit under test (CUT)




\* at  
 $\begin{cases} f_1 = 1 \\ f_2 = 1 \\ f_3 = 0 \end{cases}$  } Normal mode

\* at  
 $f_1 = 0, a_1$  stuck at 0.  
 $f_2 = 0, s_1$  stuck at 0.  
 $f_3 = 1, \text{sum}$  stuck at 1.

→ The CUT is a 1-bit fulladder. Faults have been injected at 3 points in the design i.e  $a_1$  at 0, sum at 1,  $s_1$  at 0. The response from the MISR is compared with golden signature to check whether the fault is detected or goes undetected.

# 4 bit MFSR for output response Analyzer (ORA)

↳ 4 bit MFSR using primitive polynomial  
polynomial equation:  $x^4 + x^1 + 1$



$$\Rightarrow \text{initial, } dataout\_ora[4] \ dataout\_ora[3] \ dataout\_ora[2] \ dataout\_ora[1] = 0 \ 0 \ 0 \ 0$$

\* Next state,

$$dataout\_ora[4] = dataout\_ora[3]$$

$$dataout\_ora[3] = dataout\_ora[2]$$

$$dataout\_ora[2] = dataout\_ora[4] \oplus dataout\_ora[1] \oplus datain[0]$$

$$dataout\_ora[1] = dataout\_ora[4] \oplus datain[1]$$

TPW (LFSR)

$Q_3\ Q_2\ Q_1$	seed $\rightarrow$
0 0 1	
0 1 1	
1 1 1	
1 1 0	
1 0 1	
0 1 0	
1 0 0	
0 0 1	

1 bit full adder (CUT)

sum cout

1 0

0 1

1 1

0 1

1 0

0 1

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0

1 0

0 0

1 0