



# Basic Architecture of BIST




\* Testmode : 0 → Normal mode  
 1 → Testmode

- \* LFSR : Linear Feedback Shift Register
- \* TPU : Test pattern generator
- \* CUT : Circuit Under Test
- \* ORA : Output Response Analyzer
- \* MISR : Multi Input Signature Register



# 3 bit LFSR for Test pattern generator (TPW)

↳ 3 bit LFSR Using primitive Polynomial  
 Polynomial Equation:  $x^3 + x' + 1$



↳ The LFSR has been seeded to 001.


↳ The LFSR period is  $2^m - 1$

$m = 3 \text{ bit}$


period =  $2^3 - 1$   
 = 7 (7 - Unique State)

\* initial, dataout-tpg[3] dataout-tpg[2] dataout-tpg[1] = 0'0'1

\* Next state,  
 $\text{dataout-tpg}[3] = \text{dataout-tpg}[2]$   
 $\text{dataout-tpg}[2] = \text{dataout-tpg}[1]$   
 $\text{dataout-tpg}[0] = \text{dataout-tpg}[3] \oplus \text{dataout-tpg}[1]$



# 1-bit Fulladder for circuit under test (CUT)



\* at  $\left. \begin{matrix} F1=1 \\ F2=1 \\ F3=0 \end{matrix} \right\}$  Normal mode


\* at  $\left. \begin{matrix} F1=0, a1 \text{ stuck at } 0. \\ F2=0, s1 \text{ stuck at } 0. \\ F3=1, \text{ sum stuck at } 1. \end{matrix} \right\}$

↳ The CUT is a 1-bit Fulladder. Faults have been injected at 3 points in the design i.e. a1 at 0, sum at 1, s1 at 0. The response from the MISR is compared with golden signature to check whether the fault is detected or goes undetected.



# 4 bit MISR for output Response Analyzer (ORA)

↳ 4 bit MISR Using primitive polynomial  
polynomial equation:  $x^4 + x^1 + 1$



\* initial,  $\text{dataout-ora}[4] \text{ dataout-ora}[3] \text{ dataout-ora}[2] \text{ dataout-ora}[1] = 0000$

\* Next state,

$$\text{dataout-ora}[4] = \text{dataout-ora}[3]$$

$$\text{dataout-ora}[3] = \text{dataout-ora}[2]$$

$$\text{dataout-ora}[2] = \text{dataout-ora}[4] \oplus \text{dataout-ora}[1] \oplus \text{datain}[0]$$

$$\text{dataout-ora}[1] = \text{dataout-ora}[4] \oplus \text{datain}[1]$$

TPU (LFSR)

	$Q_3$	$Q_2$	$Q_1$
seed →	0	0	1
	0	1	1
	1	1	1
	1	1	0
	1	0	1
	0	1	0
	1	0	0
	0	0	1

1 bit full adder (CUT)

sum    cout

1	0
0	1
1	1
0	1
0	1
1	0
1	0
1	0

ORA (MISR)

$Q_4 Q_3 Q_2 Q_1$  (0000)

0	0	0	1
0	0	0	1
0	0	1	1
0	1	0	0
1	0	1	0
0	1	1	0
1	1	0	1
1	0	1	1

Golden Signature

$Q_3^+ = Q_2$   
 $Q_2^+ = Q_1$   
 $Q_1^+ = Q_3 \oplus Q_2$   
 ↑  
 LFSR

$sum = Q_3 \oplus Q_2 \oplus Q_1$   
 $cout = Q_3 Q_2 + Q_1 (Q_3 \oplus Q_2)$   
 OR  
 $= Q_3 Q_2 + Q_2 Q_1 + Q_1 Q_3$   
 ↑  
 CUT

$Q_4^+ = Q_3$   
 $Q_3^+ = Q_2$   
 $Q_2^+ = Q_4 \oplus Q_1 \oplus cout$   
 $Q_1^+ = Q_4 \oplus sum$   
 ↑  
 MISR