


1. Consider the NMOS (M) discrete biasing circuit shown in the figure. Choose the values of R_1 , R_2 , R_D , and R_S , in order to satisfy the following performance requirements: a) the circuit should be under the *best biasing*, b) the power drawn from the supply should be $660 \mu\text{W}$, and should be split in the ratio of 1:10 between the R_1 - R_2 and R_D -M- R_S branches, and c) at the bias point, the body factor (χ) should be 0.158. Also, find g_m , g_{mb} , and r_o of M at the bias point. Data for M: $V_{TN0} = 0.8 \text{ V}$, $\gamma = 0.4 \text{ V}^{1/2}$, $2\phi_F = 0.6 \text{ V}$, $(W/L) = 16$, $\lambda = 0.125 \text{ V}^{-1}$.



$$P_D = V_{DD} \times I_{sup} = 660 \mu\text{W} \Rightarrow I_{sup} = \underline{110 \mu\text{A}} = I_1 + I_D \Rightarrow \boxed{I_1 = 10 \mu\text{A} \quad I_D = 100 \mu\text{A}} \quad (1:10)$$

Body terminal not shown \Rightarrow implies that it is connected to most -ve pot. (gn \bar{o}).

$$\text{Body factor } \chi = \frac{\gamma}{2\sqrt{2\phi_F + V_{SB}}} = 0.158 = \frac{0.4}{2\sqrt{0.6 + V_{SB}}} \Rightarrow \boxed{V_{SB} = 1 \text{ V}} \Rightarrow \underline{V_S = 1 \text{ V}} = I_D R_S$$

$$\Rightarrow \boxed{R_S = 10 \text{ k}\Omega} \quad \text{ckt under best biasing} \Rightarrow V_{DS} = \frac{V_{DD}}{3} = \underline{2 \text{ V}} \quad (3\text{-element o/p branch})$$

$$\Rightarrow I_D R_D = 3 \text{ V} \Rightarrow \boxed{R_D = 30 \text{ k}\Omega} \quad V_{TN} = V_{TN0} + \gamma(\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F}) = \underline{1 \text{ V}}$$

$$I_D = \frac{K_n'}{2} \frac{W}{L} (V_{GS} - V_{TN})^2 \times (1 + \lambda V_{DS}) \quad (\lambda V_{DS} \text{ can be neglected, } \because \text{it is } = \text{to } 0.25!)$$

$$\Rightarrow \boxed{V_{GS} = 1.5 \text{ V}} \Rightarrow V_G = \underline{2.5 \text{ V}} = \frac{R_2}{R_1 + R_2} V_{DD} \quad \& \quad I_1 = \frac{V_{DD}}{R_1 + R_2} \Rightarrow R_1 + R_2 = \underline{600 \text{ k}\Omega}$$

$$\Rightarrow \boxed{R_2 = 250 \text{ k}\Omega} \quad \& \quad \boxed{R_1 = 350 \text{ k}\Omega}$$


$$g_m = K_n V_{GT} (1 + \lambda V_{DS}) = \sqrt{2 K_n I_D} (1 + \lambda V_{DS}) = 4 \times 10^{-4} \text{ S} = \boxed{0.4 \text{ mS}}$$

$$g_{mb} = \chi g_m = 6.32 \times 10^{-5} \text{ S} = \boxed{63.2 \mu\text{S}}$$

$$r_o = \frac{1 + \lambda V_{DS}}{\lambda I_D} = \boxed{100 \text{ k}\Omega}$$

_____ X _____

2. Consider the BJT Widlar current source shown in the figure. Neglect base current, and assume $I_{S2} = 2I_{S1} = 0.2 \text{ pA}$.



- Show that in order to minimize the total resistance requirement of the circuit for a given value of I_0 , R_1 and R_2 must be chosen to be equal to V_T/I_0 and $R_1 \ln(2V_1/V_T)$ respectively, where $V_1 = V_{CC} - V_{BE1}$. 3
- Hence, evaluate the *self-consistent* values of I_{REF} , V_{BE1} , V_{BE2} , R_1 , and R_2 , to produce $I_0 = 10 \mu\text{A}$. 7
- Find $V_{0,\min}$ and R_0 of the designed circuit if $V_{A2} = 130 \text{ V}$. 3
- What is the minimum required value of β_2 for the result of R_0 obtained in part c) to hold? Justify. 2

$$a) V_{BE1} = V_{BE2} + I_0 R_2 \Rightarrow I_0 R_2 = V_{BE1} - V_{BE2} = V_T \ln \frac{I_{REF}}{I_{S1}} - V_T \ln \frac{I_0}{I_{S2}} = V_T \ln \frac{I_{REF}}{I_0} \frac{I_{S2}}{I_{S1}}$$

$$\therefore R_2 = \frac{V_T}{I_0} \ln \frac{2I_{REF}}{I_0} \quad (\because I_{S2} = 2I_{S1}) \quad \& \quad I_{REF} = \frac{V_{CC} - V_{BE1}}{R_1} \approx \frac{V_1}{R_1} \Rightarrow R_2 = \frac{V_T}{I_0} \ln \frac{2V_1}{I_0 R_1}$$

$$R_{Total} = R_1 + R_2 \Rightarrow \text{To find } R_{Total, \min}, \frac{dR_{Total}}{dR_1} = 0 = 1 - \frac{V_T}{I_0 R_1} \quad (\text{neglecting any change in } V_{BE1} \text{ wrt } R_1)$$

$$\therefore \boxed{R_1 = \frac{V_T}{I_0}} \quad \& \quad \boxed{R_2 = R_1 \ln \frac{2V_1}{V_T}} \quad (\text{shown})$$

$$b) R_1 = \frac{V_T}{I_0} = \boxed{2.6 \text{ k}\Omega} \quad \& \quad R_2 = 2.6 \text{ k}\Omega \times \ln \frac{2(5 - V_{BE1})}{0.026} \quad V_{BE1} \text{ not known as yet.}$$

$$I_{REF} = \frac{V_{CC} - V_{BE1}}{R_1} \quad \& \quad V_{BE1} = V_T \ln \frac{I_{REF}}{I_{S1}} = V_T \ln \frac{V_{CC} - V_{BE1}}{I_{S1} R_1} = 26 \text{ mV} \times \ln \frac{5 - V_{BE1}}{0.1 \text{ pA} \times 2.6 \text{ k}}$$

Only one iteration with a starting guess of V_{BE1} of 0.7 V yields convergence with $\boxed{V_{BE1} = 0.612 \text{ V}}$

$$\therefore \boxed{R_2 = 15.1 \text{ k}\Omega} \quad \boxed{I_{REF} = 1.7 \text{ mA}} \quad \& \quad \boxed{V_{BE2} = 0.461 \text{ V}} \quad (= V_T \ln \frac{I_0}{I_{S2}})$$

$$\text{check: } V_{BE1} - V_{BE2} = \underline{0.151 \text{ V}} \quad \& \quad I_0 R_2 = \underline{0.151 \text{ V}} \rightarrow \text{Consistent.}$$




$$c) V_{0,\min} = V_{CE2}(ss) + I_0 R_2 = \boxed{0.35 \text{ V}} \quad R_0 = g_{o2}(1 + g_{m2} R_2) \text{ assuming } g_{m2} \gg R_2$$

$$g_{o2} = \frac{V_{A2}}{I_0} = \underline{13 \text{ M}\Omega} \quad g_{m2} = \frac{I_0}{V_T} = \frac{10 \mu\text{A}}{26 \text{ mV}} \Rightarrow R_0 = 88.5 \text{ M}\Omega \sim \boxed{90 \text{ M}\Omega}$$

$$d) \text{ for the result of part c) to hold, } g_{m2} \gg 10 R_2 \Rightarrow \beta_2 g_{E2} \gg 10 R_2 \Rightarrow \boxed{\beta_2 \geq 58}$$

3. In the BiMOS (combination of BJT and MOS) Cascode current source shown in the figure, transistors Q_1 - Q_2 and M_3 - M_4 are matched pairs. Neglect base current and body effect, and assume λV_{DS} and V_{CE}/V_A both are $\ll 1$. Data: for Q_2 : $V_A = 130$ V; for M_3 - M_4 : $V_{TN0} = 0.7$ V, $k'_N = 40 \mu\text{A}/\text{V}^2$, $\lambda = 0.01 \text{ V}^{-1}$.


- a) Clearly draw the *complete* (i.e., without making any approximations) ac small-signal midband equivalent of the circuit, and then making suitable approximations *and physically justifying them*, show that the output resistance (R_0) can be expressed as $R_0 \approx g_{m4} r_{o4} r_{o2}$. 7
- b) Choose the values of I_{REF} , R , and (W/L) of M_3 - M_4 , such that $I_0 = 10 \mu\text{A}$ when V_0 is at its minimum permissible value for proper operation. 4
- c) What is the output resistance R_0 of the designed circuit? 4



Pts. A & B are at ac gnd (\because the left branch has no source) $\Rightarrow v_2 = 0 \Rightarrow g_{m2} v_2 = 0$.
 v_4 appears across r_{o2} , with polarity shown.
 standard form \Rightarrow by inspection:
 $R_0 = \frac{v_t}{i_t} = r_{o4} (1 + g_{m4} r_{o2}) \approx \boxed{g_{m4} r_{o2} r_{o4}}$

- b) Q_1 - Q_2 & M_3 - M_4 matched $\Rightarrow I_0 = I_{REF} = \underline{10 \mu\text{A}}$ $V_{0,\min} = V_{BE} + \Delta V_{4,\min} = 0.7 + 0.08 = \underline{0.78 \text{ V}}$
 $\therefore V_{GS} = \Delta V_{4,\min} + V_{TN0} = \underline{0.78 \text{ V}}$ & $I_{REF} = \frac{k'_N}{2} \left(\frac{W}{L}\right)_3 (V_{GS} - V_{TN0})^2 = 10 \mu\text{A}$ (neglecting λV_{DS} , \because max value of $\lambda V_{DS} \sim 0.05, \ll 1$)
 $\Rightarrow \left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4 = 78.1 \approx \boxed{78}$ (matched)
 & $I_{REF} = \frac{V_{DD} - (V_{BE} + V_{GS})}{R} \Rightarrow R = \frac{5 - (0.7 + 0.78)}{10 \mu\text{A}} = \boxed{352 \text{ k}\Omega}$
 c) $g_{m4} = k'_N V_{GS} = \sqrt{2 K_n I_0} = 2.5 \times 10^{-4} \text{ S} = \boxed{0.25 \text{ mS}}$ $r_{o4} = \frac{1}{\lambda I_0} = \boxed{10 \text{ M}\Omega}$ $r_{o2} = \frac{V_A}{I_0} = \boxed{13 \text{ M}\Omega}$
 $\Rightarrow R_0 = g_{m4} r_{o2} r_{o4} = \boxed{32.5 \text{ G}\Omega}$!!! (mind-bogglingly large \rightarrow approaching almost an ideal current source!)

4. All transistors in the circuit shown in the figure are put in separate wells, with their body terminals connected to their respective source terminals. It is desired to produce reference voltages V_{01} and V_{02} of -0.6 V and $+0.6$ V respectively. Data: $MFS = 0.5 \mu m$, $k'_N = 40 \mu A/V^2$, $V_{TN0} = 0.8$ V, $\gamma = 0.4$ V^{1/2}, $2\phi_F = 0.6$ V, $\lambda = 0.1$ V⁻¹.
- Which of the three transistors (M_1 - M_3) would you pick to be the minimum-sized unit transistor in order for the circuit to dissipate the least dc power? *You have to justify your reasoning quantitatively.* Calculate this power. 5
 - Based on the scheme chosen in a), determine the W and L for each of the transistors, and compute the total area of the circuit (*attempt should be made to reduce this area as much as possible*). 4
 - Calculate the output resistance (R_0) of the voltage reference V_{02} . Based on this answer, comment on the suitability of use for this voltage reference. What steps would you take to improve the performance? 6



a) All transistors have bodies connected to their respective sources $\Rightarrow V_{TN} = V_{TN0}$.

Let $Z = (V_{GS} - V_{TN0})^2 \times (1 + \lambda V_{DS})$. For M_1 & M_3 : $V_{GS1} = V_{DS1} = V_{GS3} = V_{DS3} = 1.4$ V $\Rightarrow Z = 0.4104$ V²

For M_2 : $V_{GS2} = V_{DS2} = 1.2$ V $\Rightarrow Z = 0.1792$ V² $\therefore M_2$ has min. value of Z , \therefore it should be picked to be the min sized unit transistor in order to produce least dc power dissipation of the ckt.

$\therefore I_{REF} = \frac{K_n'}{2} \left(\frac{W}{L}\right)_2 \times Z = 3.6 \mu A$ & $P_D = (V_{DD} + |V_{SS}|) \times I_{REF} = 14.4 \mu W$

b) For min area, choose $W_2 = L_2 = MFS = 0.5 \mu m$ $\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_3 = \frac{2 I_{REF}}{K_n' \times 0.4104} = 0.44$

$\Rightarrow W_1 = W_3 = MFS = 0.5 \mu m$ & $L_1 = L_3 = 1.14 \mu m$

Total area = $\sum WL = 0.5 \mu m \times (0.5 \mu m + 1.14 \mu m \times 2) = 1.4 \mu m^2$

c) Looking back from V_{02} , $R_0 = \frac{1}{g_{m3}} \parallel \left(\frac{1}{g_{m1}} + \frac{1}{g_{m2}}\right)$ (neglecting r_{o2})

$g_{m1} = g_{m3} = K_n V_{GT} (1 + \lambda V_{DS}) = \sqrt{2 K_n I_D} (1 + \lambda V_{DS}) = 1.2 \times 10^{-5}$ S $\Rightarrow \frac{1}{g_{m1}} = \frac{1}{g_{m3}} = 83.3$ K

$g_{m2} = 1.8 \times 10^{-5}$ S $\Rightarrow \frac{1}{g_{m2}} = 55.6$ K $\Rightarrow R_0 = 83.3$ K $\parallel 138.9$ K = 52 K Ω

check: $r_{o1} = r_{o3} = \frac{1 + \lambda V_{DS}}{\lambda I_D} = 3.2$ M $\Omega \gg \frac{1}{g_{m1}}, \frac{1}{g_{m3}}$; $r_{o2} = 3.1$ M $\Omega \gg \frac{1}{g_{m2}} \rightarrow$ assumption justified.

For a voltage ref., o/p res. of 52 K Ω is totally unacceptable (which should ideally be close to zero). One way to reduce R_0 is to increase g_m by either increasing (W/L) (thus increasing area) or by increasing I_{REF} (thus increasing power dissipation) \Rightarrow actually these two are related.

Note! Low power & low area do not necessarily produce the best performance.