Digital Electronics and systems
19ECE204

Name: J. Rithika Svi

ROII NO : CB.EN.U4 CSE 19025

Date: 08.09.2020

Home Assignment - I

The lecture by Prof Anant Agarwal of MIT is about the impact of noise in digital signal.

Digital signals are signals used to represent data as a sequence of discrete values at a given time.

4) analog signals have continuous range of values

4) binary signals have two possible values - 0' and

Impact of Noise :

Noise signals are unwanted interference that degrades a communication signal. It can interfere with both analog and binary However, very large amount of noise is receessary to affect the binary signal. Since analog signal supresent an infinite stange of values, the noise signal causes infinite stange of values, the noise signal causes the fluctuation in the message communicated.

Binary signal + noise > [low] [low]

(JUTL)

(sinary signal + noise > MM [low]

(NAM)

(MM)

amalog signal + noise > [mm]

Referred to - wikipedia and Prucision digital

```
2) F(A,B,C,D)
(a) F(A,B,C,T)
= A'
```

F(A,B,C,D,E) = A'B'C'D' + A'BC'D' + A'B'CD' +

A'B'D'E + AB'CD + ABD'E'+ ABD'E +
AB'CDE

= A'c'D'(B+B') + AB'CD(1+E) + ABD'(E+E') + A'B'CD' + A'B'D'E

= A'c'D' + AB'CD + ABD' + A'B'CD' + A'B'D'E

= A'D' (c'+4B') + AB'CD + ABD' + A'B'D'E

= A'D'C + A'D'B' + AB'CD + ABD' + A'B'D'E

= A'D'c' + A'D'B' + AB'CD + ABD'


= A'D'c' + D' (AB + A'B') + AB'CD

2 A'D'C' + ABD' + A'B'D' + AB'CD

(b) F(A,B,C,D,E) = A'B'C'D'E + A'B'C'D'E' + A'BC'D'E + A'BC'D'E' + A'B'CD'E + A'B'CD'E' + AB'CDE + AB'CDE' + ABCD'E' + ABC'D'E' + ABC'D'E ABCD'E + ABC'D'F

- = 00001 + 00000 + 00001 + 00000 + 00101 + 00100 + 10111 + 10110 + 11100 + 11001
  - = 1 + 0 + 9 + 8 + 5 + 4 + 23 + 22 + 28 + 24 + 29 + 25

Minterms: m1, m0, m9, m8, m5, m4, m23, m22, m28, m24, m29, m25



3) The 74 series Ics are fabricated by using bipolar transistor technology, so they are called as TTL family Ics. Some of its specification and main features are:

Panameter	Specification
supply voltage	Nominal 5v (4.25-5.25)
Propagation delay per gate	10 ns (typically)
Max toggle speed	25MHz
Power consumption per gate	lomw

TTL Ics are numbered as: 74xx00


indicates the

Ic type and specification

(LC, HC, HCT)

# (a) NOT Grate:

=> 74LS04 - hex NOT



It has 6 inventing gates which can be used individually. It is a low cost chip available in market and so it is used when application cost is low.

Applications: Servers, memory units, networking, res and note books.


other TTL Ics for NOT :

- => 74 LSOS hex NOT with open collector outputs
- =) 74 L3 14 hex NOT with schmitt Trigger inputs

# (b) AND Grate:

Quad 2- input gates:

=) 74LS08 - Quad 2-input AND gate



It has four AND gates in the chip. The gates in the chip are designed by schotlky transistors to make switching delay less. So this can be used for high speed AND operation.


=> 74LS09 - Quad 2-input AND Gate with open collector output

Touple 3-input gates:

- =) 74LSII Triple 3 input AND
- =) 74 L3 15 Tourle-3 input AND gate, open collector owlputs

# (c) OR Grate:

=> 74LS32 - Quad 2-input OR gate




It has four OR gates.

Application: Oscillator circuits, encoder and decoder,

multiplicar and de-multiplicer.

=) 74LSOO - Quad 2-input NAND gate



- =) 74 LSOI Quad 2-input NAND gade, open collector output
- => 74LSO3 Quad 2-input NAND godo with open collector output
- => 74LS132 Ouad 2-input NAND gale with schmitt trigger inputs
- => 74LS26 Quad 2 input NAND gate, OC (ISV)
- =) 74LS28 Quad 2-input NAND gate with OC (ISV)
- =) 74LS38 Quad 2-input NANDgate, open collector outputs
- =) 74LS10 triple 3-input NAND
- =) 74 LS 12 triple 3-input NAND with open collector outputs
- => 74LS13 Dual 4 input NAND schmitt triggers
- => 74LS 20 dual 4 input NAND
- =) 74LS22 Dual 4-input NAND gate, open collector outputs
  - =) 74 LS40 Dual 4- Imput NOND gate
  - =) 74 Ls 30 8 input NAND gate
  - =) 741519 NAND Schmitt trigger, totem Pole output
  - =) 74 LS 39 4x two mped NAND, open collector


Pto

(e) NOR Grate:

- = 74LSO2 Quad 2-input NOR
  - =) 74LS 37, 74LS32,74LS28 Quad 2-input
  - =) 74LS33 Quad 2- input NOR, open collector output
  - =) 74LS38 and 2 Triput NOR, open collector outputs
  - =) 74 LS27 triple 3- input NOR
  - => 74L323 2 x four input NOR with stroke
  - =) 74LS 25 2 x four Topud NOR with stroke

# (f) XOR Grate:


- =) 7486 quad 2-input XOR gate
- =) 741G186 single 2 input xor gate
- =) 74135 quad exclusive -07
- =) 74136 guad 2-input XOR with open collector gat
- => 74386 quad 2-input xor



# (e) XNOR Grate:

=) 7/48/ 74266 - quad 2-input XNOR gate with open collector output

Grad



=> 747266 - quad 2-input xNOR gate

(i)

F(a,b,c,d,e) = TM(0,2,4,5,10,11,13,15)

cd	00	101	1 11/	110
00	Mo	M,	M3	M12
01	my	MS	M7	ML A
11	M12	Mis	MIS	MIL
10	M8	MZ	0	MIO
	+		9	1

PI - (MO,M2), (M2, M10), (MO,M4), (M4, M5), (M5, M13), (M13, M15), (M15, M11), (M11, M10)

CANS, MASO, COM PARON None

erege

(ii)  $G(x_1, x_2, x_3, x_4) = \leq m(0, 1, 2, 3, 4, 10, 12, 14)$ 

N3 X4			-	
21 72	00	01	11	10
AT NZ	mo	m	m3	m2
00	0	1	1	D
01	my 1	ms	ma	m6
11-	miz	m13	mis	MIL
10	m8	PM	wii	m10
	1			()

PI - (m0,m1,m3,m2), (m0,m4),(m4,m12), (m14,m10),(m14,m12), (m(10,m2)

EPI - (mo, mi, m3, m2), (m/4/m/2),/(m/4,m/0)

(iii) H(a,b,c,d) = TTM(0,1,3,5,7,8,10)

ab	100	01	11	10	
00	MO	0	M3	MZ,	1
01	MA	MS	M7	ML	1
11	M12	MI3	MIS	MIL	
10	ME	mq	MIT	MID	1

PI - (MI, M3, M5, M7), (M0, MI), (M0, M8), (M8, M10)

EPI - (MI, M3, MS, M7),

(ivi)

 $K(x1, x2, x3, x4) = \leq m(0,1,2,3,5,8,9,10,11,12)$ 

. 7321					
122	00	01	11	10	1
00	wo	mi	m3	m2	1
01	mu	ms	M7	me	
Tu	miz	mis	MIS	my	
10	mg	ma	mil	mio	1

P.I - (mo, mi, m3, m2, m8, m9, m11, m10), (m12, m8), (m1, m5), EPI - (mo, m1, m3, m2, m8, m9, m11, m10), (m12, m8), (m1, m5).

5)

(a)


4 bit input (b1,62,63,64) is sent to output (y1, y2, y3, y4) only if the entered password is same as P1,P2,P3,P4, P5.

user entered password - u1, u2, u3, u4, us

#### Hint:

- -) posswords can be motived using XNOR gates
- -> only if passwords match, b1626364 is sent to y1424344.

Logic circuit:



-) To check if the 8 bit ASCII input corresponds to the letters - 'a', 'b' on 'c'.

'a - 01100001 (97)

b' - 01100010 (98)


'c' --01100011 (99)

4) The first six bits are same - 61,62,63,64,65,66


→ so only after the first 6 bits are matched we proceed to check 67,68 for a', b', c'

67 68	letter
01	1 a
10	1 b
11	10


61	62	63	64	63	06
0	١	1	0	0	0





#### 6) (a)F(A,B,C,D) = A'B'C + ABD'




#### TRUTH TABLE:











F(A,B,C,D)=A'B'C+ABD'


















#### (b) F(A,B,C,D) = ABC + BCD + ACD





#### TRUTH TABLE:




























Α	В	С	D	F
1	0	1	1	1






C


Α


В

F

D








F= \(\int m(0,1,5,8,9)\)
4-bit input variables \(\tau\) \(\alpha\), c,d

don't cares \(\to\) \(\don't\) (10,11,12,13,14)


But using don't cares changes The output of the function.



: SOP : acd + bc

Pos: (a+c+a). (b+c)

# NAND Realization:



4 bit input vaniables -> a, b, c,d

From the question, LED ON -> m, m3, m5, m7, m9 (odd no.s)

-> m10, m11, m12, m13, m14, m15 (no.5 >9)

LED OFF -> mo, m2, m4, m6, m8

: F(a,b,c,d) = \( \int m(1,3,5,7,9,10,11,12,13,14,15) \)

01	
740	10.3
OF D	THE R

mı	0001
M3	0011
ms	0101
Ma	1001
MID	1010
m 12	(100
M7	0111
mu	10119388
M13	1101
M14	1110
MIS	. 1111

# Step 3:

	- 33955	Ŧ
1,3,5,7	01	
1,3,9,11	<b>#</b> -0-1	
1,5,9,13	01	
3,7,11,15	11	1
5,7,13,15	-1-1	
9,11,13,15	11	I
10, 11, 14, 15	1-1-	The second
12,13,14,15	11	

#### Step 2:


Let	1274	7 79
1,3	00-1	1
1,5	0-01	1
1,9	-001	1
3,7	0-11	1
3,11	-011	1
5,7	01-1	17
5,13	- 101	1
9,11	10-1	1
9,13	1-01	-
10,11	101-	1
10,14	1-10	1
12,13	110-	1
12,14	11-0	1
7,15	-111	1
11,15	1-11	1
13,15	11-1	1
14,15	111- 3 h	1


# Step 4 1

1, 8, 5, 7, 9, 11, 13, 15	-2-1	d
(6.0,18, 8,7,4,18	1-1-	a
10,11,14,15	1-1-	
12,13,14,15	11	a


PI	mı	m3	ms	m7	ma	mio	mil	m12	m13	m14	mı
1,3,5,7,9,11,13,15	<b>(4)</b>	<b>(4)</b>	(4)	(4)	4		+		*		*
10, 11, 14, 15		No.		13	10	(4)	*			*	+
12, 13, 14, 15			100		N. BE	100		•	*	*	*
F(a,b,c,d)	=	d +	ac	+ ab			17	150			28
a				19.33							
		180									
6	-	)	F(a,b,c	·d)							
4	_										
			<u></u>								
a The		Só)-	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	)_	7						
		80)		)_	Do	fic	a, b, c	:,d)			
		\$6) \$6) \$0		)	Do	fu	a, b, c	e, م)			
		\$6) \$6) \$0			Do	fu	a, b, c	:,4)			
		\$6) \$6) \$0			D	fic	a, b, c	٠, مد)			
		50)		c (a, b	Da.,c,d						
	Do-	50)		c (a, b	Da, c, d				two	k	


### F(a,b,c,d) = d+ac+ab








Α	В	С	D	F
0	0	0	1	1





















Α	В	С	D	F
1	0	1	1	1





Α	В	С	D	F
1	1	0	1	1





A	В	С	D	F
1	1	1	1	1

