Ritik Garg

- 1) 4 bit adder
- 2) 8 to 3 encoder

sh=1

3) 8 bit universal shift register with serval as well as farallel input, parallel output with —

Functionality

Shl=1 Left shift, LSB F

Left shift, LSB FF will take 'O' as input Right shift, MSB FF take 5I (Serial input)

d=1 Parallel inputs

All zero FF relain their values

Only one of the "L", "Sh'. "Shl" could be '1' at a time

· Truth table and equations

1) Prim = A XOR B XOR C Cout = AB + BC + CA

A	В	C	Sum	Cout
0	0	0	0)	07
0	0	1	1 6	0 \ 8
0	1	0	1	0
0	1	1	0 /	1 /
1	0	0	1 7	07
1	0	1	0 } 9	1 > E
1	1	©	0	1
1	1	1	1	1)

2) Inputs: Io, I1, I2---- I7

Outputs: Y2, Y1, Y0

Y2= I4+I5+I6+I7

Y1 = I2 + I3 + I6 + I7

Yo = I1 + I3 + I5 + I7

Only one of the inputs can be high at a time: But these don't care conditions are ignored while continuity truth table for determining configuration (As it won't affect)

To find the configuration of Logic tile with I_4, I_5, I_6 and I_7 as inputs and Y_2 as output:

I ₄	15	T_6	T	Y2
0	0	0	0	0 1
0	0	0	1	1 E
0	0	1	0	1
0	0	1	1	1)
0	1	0	0	1)
0	1	0	1	1 (F
0	. 1	1	0	1 }
0	1	1	1	1/
1	0	0	0	1)
1	Q	0	1	1 \ F
1	0	1	0	1
1	0	1	1	1)
1	1	0	0	1
1	1	0	1	1 (t
1	1	1	0	1
1	1	1	1	1

Dimilarly for logic tile having Iz, I3, I6 and I7 as inputs and Y1 as output, configuration is FFFEFFE.

Dame for injouts II, I3, I5 and I7, and output Yo configuration is FFFEFFE.

3) General eq for flops: X = Shl * Qi-1 + Sh * Qi+1 + L * Di + Shl' Sh'L' Qi

Put shl=0 and shl=1, we get:

Z₁ = Sh * Q_{i+j} + L * Di + Sh'L' Bi (five variable function)

 $72 = 9_{i-1} + 8h + 9_{i+1} + 1 + 1 = 0$ (five variable function function

X= she' * Z1 + she * Z2

However, the fact that only one of she, sh and he will be one at a time, can be used to simplify the calculations and reduce the number of logic tiles.

Equivalently the enpression can be written as:

X= Shl + 80, + Shl * Sh * 9i+1 + Shl * L * Di

since hove + shl'sh'L'Si shl = 0

> She'= 1

100			1			,
	sh	L	Qi+1	Đi	Q:	ス
	0 0 0	0 0 0 0	0 0 0	0 0 1	0 1 0 1	O J A
	0 0 0	0000	1 1 1 1	O O 1 1	0 1 0 1	O G A
	0 0 0 0	1 1 1 1	0 0 0	0 0 1 1	0 1 0 1	
and the second s	0000	@ 1 1 1	1 1 1	O O 1 1	0 1 0 1	
	1 1 1 1 1	0000	0000	0 0 1 1	0 1 0 1	0 0 0
	1 1 1	0 0 0	1 1 1	0 0 1	0 1 0 1	$\left\{\begin{array}{c}1\\1\\1\\1\end{array}\right\} F$
	1 1 1	1 1 1	0 0 0	0 0 1 1	0 1 0 1	
	1 1	1 1 1 1	1 1 1	0 0 1 1	0 1 0 1	

Shl	Qi-1	Z	X
0	0 0	O 1 O	0 1 0 A
0	1	1	1)
1	0	1	0 / c
1	1 1	0	1
			_

Configuration for Z Configuration for X

FCFO CC AA

CACACACA

Deciding Input & Output:

The rinworked shift register has the maximum number of inputs and outspects amongst the three circuits. Hence, it decides the number of input and output ports in FPGIA.

Number of input ports = 14

Input pouts: in 0, in1, in2, in3, in4, in5, in6, in1, in6, in1, in8, in9, in10, in11, clk, rest

Output forts: out0, outs, out2, out3, out4, out5,

of output ports = 8

Simantic meaning of the ports for the three circuits:

1) 4 bit adder

Vumber to be added - A (93 ag a, 90) and

B (b3 b2 b1 b0) Input carry - cin

Output - Bum (535,50) and Cout

Dimantics.

ino - ao

in4-60

in 8 - cin

ini - ai

in5-61 ind - az

in 6 - b2

in 3 - az

in7 - b3

out 0 - S

out 1 - 5,

out2 - 52

out 3 - 52

out 4 - cout

2) 8 to 3 encoder

Inputs: Io, I, Ig --- I7

Outputs: Y2, Y1, Y0

Demantics

ino- To

in3 - I3

inb - I6

out 0 - Yo

in1 - T1

int - I4

int - I7

outs - Y1

in2 - 12

in5- Is

out2 - Ya

3) 8-bit universal shift register-

Inputs: Parallel inputs to all flip flops - D, D6, D5 - Do Genial input to most significant flipflop- SI

Shl, Sh, L, ruset, clock

Outputs: Parallel outputs of all flip flops $9_7, 9_6, 9_5 - - 9_0$

Pemantics

in8-SI Ht-ruset in4 - A4 in 0 - Do ins - Di in5 - D5 ing-L clk-clock

in 2 - D2 in 6 − D6 in 10 - sh in 3 - A3 in 7-D7 in11 - Shl

outo - Qo out 4 - 84 Out1 - Q1

out5- 95

out2 - Q2 out 6 - 86 out3 - B3

out 7-87

Design:

We can use switch box as one-hot encoded MUX, by using only one of the output pouts of the switch box. In general, at every input of a logic tile, there can maximally be thou choices (since there are three circuits) to select from Similarly for deciding the value passed to an output bout, one can maximally encounter three different choices. Let us have a uniform configuration of all switch boxes for a specific circuit, but different from the others.

Addur- 0004 } configuration of switch boxes.

Rejister- 0001


Consider the example of the first logic tile. The inputs to this logic tile will be-

for adder - $A_0 \equiv in0$ for encoder- $I_1 \equiv in_1$ $b_0 \equiv in4$ $I_5 \equiv in5$ $an \equiv in8$

It = int

o for engister - She ≡ in11 Pi-1

Shoosing semantics wisely can help to suduce the number of surter boxes required. How, for frist logic tile, we require four switch boxes.



The same idea is used fou the complete design