

(1)

- 1) 4 bit adder
- 2) 8 to 3 encoder
- 3) 8 bit universal shift register with serial as well as parallel input, parallel output with —

Functionality

$shl=1$ Left shift, LSB FF will take '0' as input

$sh=1$ Right shift, MSB FF take SI (Serial input)

$L=1$ Parallel inputs

All zero FF retain their values

Only one of the "L", "Sh", "Shl" could be '1' at a time.

• Truth table and equations

1) $Sum = A \text{ XOR } B \text{ XOR } C$ $Count = AB + BC + CA$

| A | B | C | Sum | Count |
|---|---|---|-----|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

6

8

9

E

Configuration for Sum - 96969696
for Cout - E8E8E8E8

2) Inputs: $I_0, I_1, I_2, \dots, I_7$

Outputs: Y_2, Y_1, Y_0

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_0 = I_1 + I_3 + I_5 + I_7$$

Only one of the inputs can be high at a time. But these don't care conditions are ignored while constructing truth table for determining configuration (As it won't affect)

To find the configuration of logic tile with I_4, I_5, I_6 and I_7 as inputs and Y_2 as output:-

| I_4 | I_5 | I_6 | I_7 | Y_2 |
|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

E

F

F

F

Configuration for Y_2 — FFFEFFFE

(2)

Similarly for logic tile having I_2, I_3, I_6 and I_7 as inputs and Y_1 as output, configuration is FFFEFFFE.

Same for inputs I_1, I_3, I_5 and I_7 , and output Y_0 configuration is FFFEFFFE.

3) General eqⁿ for flip flops:

$$X = shl * Q_{i-1} + sh * Q_{i+1} + L * D_i + shl' sh' L' Q_i$$

Put $shl = 0$ and $shl = 1$, we get:-

$$Z_1 = sh * Q_{i+1} + L * D_i + sh' L' Q_i \text{ (five variable function)}$$

$$Z_2 = Q_{i-1} + sh * Q_{i+1} + L * D_i \text{ (five variable function)}$$

Final eqⁿ —

$$X = shl' * Z_1 + shl * Z_2$$

However, the fact that only one of shl , sh and L will be one at a time, can be used to simplify the calculations and reduce the number of logic tiles.

Equivalently the expression can be written as:-

$$X = shl * Q_{i-1} + \underbrace{shl' * sh * Q_{i+1} + shl' * L * D_i}_{\substack{\text{since here} \\ shl = 0 \\ \Rightarrow shl' = 1}} + shl' sh' L' Q_i$$

$$= shl * Q_{i-1} + shl' (sh * Q_{i+1} + L * D_i + sh' L' Q_i)$$

$$\text{Let } Z = sh * Q_{i+1} + L * D_i + sh' L' Q_i$$

hence the expression can be written as -

$$X = shl * Q_{i-1} + shl' Z$$

| sh | L | Q_{i+1} | D_i | Q_i | Z |
|------------------|------------------|------------------|------------------|------------------|----------------------|
| 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 1 1 | 0 1 0 1 | 0 1 0 1 } A |
| 0 0 0 0 | 0 0 0 0 | 1 1 1 1 | 0 0 1 1 | 0 1 0 1 | 0 1 0 1 } A |
| 0 0 0 0 | 1 1 1 1 | 0 0 0 0 | 0 0 1 1 | 0 1 0 1 | 0 0 1 1 } C |
| 0 0 0 0 | 1 1 1 1 | 1 1 1 1 | 0 0 1 1 | 0 1 0 1 | 0 0 1 1 } C |
| 1 1 1 1 | 0 0 0 0 | 0 0 0 0 | 0 0 1 1 | 0 1 0 1 | 0 0 0 0 } 0 |
| 1 1 1 1 | 0 0 0 0 | 1 1 1 1 | 0 0 1 1 | 0 1 0 1 | 1 1 1 1 } F |
| 1 1 1 1 | 1 1 1 1 | 0 0 0 0 | 0 0 1 1 | 0 1 0 1 | 0 0 1 1 } C |
| 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 0 0 1 1 | 0 1 0 1 | 1 1 1 1 } F |

| Shl | Q_{i-1} | Z | X |
|-----|-----------|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Configuration for Z

FCFOCCAA

Configuration for X

CACACACA

Deciding Input & Output:

The universal shift register has the maximum number of inputs and outputs amongst the three circuits. Hence, it decides the number of input and output ports in FPGA.

Number of input ports = 14

Input ports: in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, clk, rst

Output ports: out0, out1, out2, out3, out4, out5, out6, out7

of output ports = 8

Semantic meaning of the ports for the three circuits:

1) 4 bit adder

Number to be added - $A(a_3 a_2 a_1 a_0)$ and

$B(b_3 b_2 b_1 b_0)$

Input carry - cin

Output - Sum ($s_3 s_2 s_1 s_0$) and $cout$

Semantics

$in0 - a_0$

$in4 - b_0$

$in8 - cin$

$in1 - a_1$

$in5 - b_1$

$in2 - a_2$

$in6 - b_2$

$in3 - a_3$

$in7 - b_3$

$out0 - s_0$

$out1 - s_1$

$out2 - s_2$

$out3 - s_3$

$out4 - cout$

2) 8 to 3 encoder

Inputs: $I_0, I_1, I_2, \dots, I_7$

Outputs: Y_2, Y_1, Y_0

Semantics

$in0 - I_0$

$in3 - I_3$

$in6 - I_6$

$out0 - Y_0$

$in1 - I_1$

$in4 - I_4$

$in7 - I_7$

$out1 - Y_1$

$in2 - I_2$

$in5 - I_5$

$out2 - Y_2$

3) 8-bit universal shift register-

(4)

Inputs: Parallel inputs to all flip flops - $D_7, D_6, D_5, \dots, D_0$
Serial input to most significant flip flop - SI
shl, sh, L, reset, clock

Outputs: Parallel outputs of all flip flops
 $Q_7, Q_6, Q_5, \dots, Q_0$

Semantics:

| | | | |
|-------------|-------------|------------|-------------|
| in0 - D_0 | in4 - D_4 | in8 - SI | rst - reset |
| in1 - D_1 | in5 - D_5 | in9 - L | clk - clock |
| in2 - D_2 | in6 - D_6 | in10 - sh | |
| in3 - D_3 | in7 - D_7 | in11 - shl | |

| | |
|--------------|--------------|
| out0 - Q_0 | out4 - Q_4 |
| out1 - Q_1 | out5 - Q_5 |
| out2 - Q_2 | out6 - Q_6 |
| out3 - Q_3 | out7 - Q_7 |

Design:

We can use switch box as one-hot encoded MUX, by using only one of the output ports of the switch box. In general, at every input of a logic tile, there can maximally be three choices (since there are three circuits) to select from. Similarly for deciding the value passed to

an output port, one can maximally encounter three different choices. Let us have a uniform configuration of all switch boxes for a specific circuit, but different from the others.

| | | |
|-----------|------|----------------------------------|
| Adder- | 0004 | } configuration of switch boxes. |
| Encoder- | 0002 | |
| Register- | 0001 | |

Consider the example of the first logic tile.


The inputs to this logic tile will be -

- for adder - $a_0 \equiv \text{in}0$
 $b_0 \equiv \text{in}4$
 $\text{cin} \equiv \text{in}8$
- for encoder - $I_1 \equiv \text{in}1$
 $I_3 \equiv \text{in}3$
 $I_5 \equiv \text{in}5$
 $I_7 \equiv \text{in}7$

- for register - $\text{shl} \equiv \text{in}11$
 Q_{i-1}
 Z

Choosing semantics wisely can help to reduce the number of switch boxes required.

Thus, for first logic tile, we require four switch boxes.



The same idea is used for the complete design.