

Dániel Darvas (CERN / BME)

PLCverif:

Model checking PLC programs

Formal Methods course, BME


22/02/2017

Contains joint work with B. Fernández Adiego, E. Blanco Viñuela,
S. Bliudze, J.O. Blech, J-C. Tournier, T. Bartha, A. Vörös, R. Speroni, I. Majzik



CERN *European Org. for Nuclear Research*

- Largest **particle physics laboratory**
- Accelerator complex, incl. **Large Hadron Collider (LHC)**
 - Proton beams with high energies




PLCs


- Programmable Logic Controllers:
robust industrial computers, specially designed for process control tasks
- 1000+ PLCs at CERN
 - Including many **critical systems**



Cryogenics



Vacuum



Detector
control




© Siemens AG 2014,
All rights reserved

PLC programming

- 5 standard PLC programming languages
 - Base building block: *function block*

Siemens SCL language



"Equivalent" Java code

```
final class Test {
    public boolean in1 = false;
    public boolean out1 = false;

    public void execute (boolean in1) {
        this.in1 = in1;
        execute();
    }
    public void execute () {
        out1 = !in1;
    }
}

public Test inst = new Test();
```

Motivation for formal verification

- PLCs are often not safety-critical

but

- **Expensive equipment** is operated by PLCs
- **Update** of PLC programs difficult
- The **cost of downtime** is high

Using formal methods

- Formal verification (model checking) may **complement testing** to find **more complex faults**

but

- Model checking has to be **accessible to the PLC developers**
- Required **effort** has to be in balance with the **benefits**
 - The method has to be **adapted to the available knowledge**
 - **Formal details** should be **hidden**
 - **Recurring tasks** should be **automated** or facilitated

Model checking of PLC programs

Challenges

- **Formal models**

- Creation of formal models require lots of effort and knowledge

- **Formal requirements**

- Formalizing requirements in e.g. CTL/LTL is difficult, they are inconvenient and ambiguous without strong knowledge

- **Model size and model checking performance**

- “Naïve modelling” often leads to complex, large models requiring excessive resources to verify;
- Optimization of models is difficult and tedious

- **Model checker development**

- CERN is not a computer science research centre, development of a custom model checker would need to much effort



Can we use external tools?

- **General-purpose formal modelling and verification tools** (e.g. UPPAAL, NuSMV)
 - Usage is **too difficult** for control engineers
 - Too much **repetitive tasks** in modelling
- **Software model checkers** (e.g. CBMC)
 - PLCs use **special programming languages** and execution scheme
- **PLC-specific model checkers**
 - **No industrial solution** yet
 - Some academic tools (e.g. Arcade.PLC)

Formal modelling

- **Formal models** (~automata) automatically generated **from the source code** of the PLC programs (*via AST*)

```
IF c > 100 THEN  
    s1;  
ELSE  
    s2;  
END_IF;
```



Formalizing the requirements

- Use of **CTL/LTL** is too difficult for most control engineers
- Typical requirements were captured as **textual requirement patterns**
 - **Placeholders** to be filled by the users (using simple expressions)

If α and β are true, then α shall stay true until β becomes true.

$$AG((\alpha \wedge \beta) \rightarrow A[\alpha U \neg \beta])$$

Model size and performance


- **Size** of the generated formal model is often **huge**, **verification often impossible** (memory bottleneck)
- **Automated reductions** reduce the resource needs
 - **General-purpose, structural reductions**
 - **Domain-specific reductions**
 - Exploit the extra knowledge about the domain, the execution schema, etc.
 - **Requirement-specific reductions**
 - Removes the parts of the model which **do not influence the satisfaction** of the current requirement

External model checkers

- Development of a **custom model** checker would need **excessive effort**
- Instead, we **reuse (wrap) existing** general-purpose **model checkers** as generic verification engines
 - UPPAAL
 - NuSMV / nuXmv
 - ITS
 - ...
- **Input** (model+requirement) **mapping** + **Output** (counterexample) **mapping** needed


Intermediate model

- Simple, **automata-based** formalism
- Describes the **behaviour** of the PLC program



- Advantages:
 - Helps to use **model reductions** (on the IM)
 - Helps to use **various model checkers** with different syntaxes
 - **Simplifies (decouples)** the PLC program → Model checker model **transformation**, thus reduces the risk of faults


Overview of the workflow



Overview of the workflow

**PLC
program**

**Requirement
patterns**



**Verification
report**

Based on the
implementation

User-friendly **requirem't**
specification

Heavily automated
reductions


Replaceable **external
model checker**

Self-contained **report**
with counterexample

Tool hiding the
formal details




The PLCverif tool



Eclipse-based editor for PLC programs

The PLCverif tool



Defining **verification cases** (requirement, fine-tuning, etc.)
No model checker-related things or temporal logic expressions

The PLCverif tool

PLCverif — Verification report



Generated at Mon Jul 07 15:19:22 CEST 2014 | PLCverif v2.0.1 | (C) CERN EN-ICE-PLC | [Show/hide expert details](#)

ID:	Demo001
Name:	If A is false, C cannot be true.
Description:	<p>If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too.</p> <p>The requirement is based on the documentation of the function block and the following Jira case: https://icecontrols.its.cern.ch/jira/browse/UCPC-1111</p>
Source file:	DemoSource.scl
Requirement:	3. <u>A = false</u> & <u>C = true</u> is impossible at the end of the PLC cycle.
Result:	Not satisfied

Tool: nusmv

Total runtime (until getting the verification results): 212 ms

Total runtime (incl. visualization): 361 ms

Counterexample

	Variable	End of Cycle 1
Input	a	FALSE
Input	b	TRUE
Output	c	TRUE

Click-button verification, verification report with the analysed counterexample

Example verification metrics

Each line represents the verification of a PLC program with a specific requirement.

	Source code lines	Unreduced model	Reduced model	Verification time (NuSMV)
(1)	12	24	24	0.04 s
(2)	1000	3.8×10^{242}	2.2×10^8	0.24 s
(3)	1000	3.8×10^{242}	5.8×10^6	0.23 s
(4)	17,700	10^{32446}	7.9×10^{35}	21.7 s
(5)	10,000	10^{978}	1.6×10^{84}	~7 min



Verification times measured on:

Intel i7-3770, 8 GB RAM, Win 7 x64, Java 8
NuSMV 2.6.0 (physical PC)

Scaling

- Providing **acceptable performance** is a continuous **challenge**
- However, many **successful industrial applications**, e.g.:
 - **Module library** of CERN's in-house PLC framework (UNICOS)
 - ~1000 *lines of code*
 - *Unreduced potential state space*: up to $\sim 10^{250}$
 - *Verification time*: typically in the range of seconds
 - **Safety logic of magnet testing facility (see later)**
 - ~10,000 *lines of code*
 - *Unreduced potential state space*: up to $\sim 10^{1000}$
 - *Verification time*: in the range of 1..10 minutes

Case study:
SM18 magnet testing facility

SM18 PLCSE safety controllers



Goal: ensuring **safety** by allowing/forbidding

Core:

selected test
switch statuses
current voltages
cryo conditions

SM18 PLCSE
safety logic

test allowed

**Safety-critical,
can be dangerous:**
*14 kA, liquid He,
−271°C, vacuum*

Challenges in the verification

- **Complex, semi-formal (ambiguous) requirements**

Semi-formal specification

- Allowed tests described by a **simple table**

Input	Selected test	1	2
	Voltage	>100 V	>50 V
	Overheating	FALSE	<i>don't care</i>
	Cryo OK	TRUE	TRUE
Output	TestEnabled	TRUE	TRUE
	SpecialTest	TRUE	FALSE

- If SelTest=1 and Voltage>100 and not Overh and CryoOk, then TestEnabled shall be true, SpecialTest shall be true.
- Not bad, but ambiguous
 - Colours have undefined additional meanings
 - Some ambiguous values in cells, e.g. “1 / NA / NA / 0”


TEST CONFIG.		TYPE OF TEST for X1									TYPE OF TEST for X2								
		Power All	Power Main Magnet	Power Aux Magnet CD	Power Aux Magnet EF	IAP @ Warm Initial	IAP @ Cold & Warm Final	RRR, AC TF	Lyre, MM warm	HV Tests	Power All	Power Main Magnet	Power Aux Magnet CD	Power Aux Magnet EF	IAP @ Warm Initial	IAP @ Cold & Warm Final	RRR, AC TF	Lyre, MM warm	HV Tests
PARAMETERS	TBC ACTIVE BENCH	1	2	3	4	5	6	7	8	9	1	2	3	4	5	6	7	8	9
	TBC SWITCH MAIN	2									2								
	TBC POLARITY MAIN	3									3								
	TBC SWITCH CD	4									4								
	TBC SWITCH EF	5									5								
	TBC HV TEST	6									6								
	TBC SWITCH QH	7									7								
	TBC MAINS SHUTASE	8									8								
	TBC MAINS VOLT	9									9								
	TBC FLASHBOX NOT POWERED	10									10								
13 ANALOG INPUTS (0-10V)	TBC_V_QH1	11									11								
	TBC_V_QH2	12									12								
	TBC_V_QH3	13									13								
	TBC_V_QH4	14									14								
	TBC_V LEAD A	15									15								
	TBC_V LEAD B	16									16								
	TBC_V LEAD C	17									17								
	TBC_V LEAD D	18									18								
	TBC_V LEAD E	19									19								
	TBC_V LEAD F	20									20								
22 DIGITAL INPUTS	TBC_I_MAIN	21									21								
	TBC_I_CD	22									22								
	TBC_I_EF	23									23								
	TBC1 SWITCH MAIN	24									24								
	TBC1 CABLE TEMP	25									25								
	TBC1 CABLE WATER	26									26								
	TBC1_INTERC_QH_CONN	27									27								
	TBC1_SWITCH_CD	28									28								
	TBC1_SWITCH_EF	29									29								
	TBC2 SWITCH MAIN	30									30								
INPUTS FROM CTH	TBC2 CABLE TEMP	31									31								
	TBC2 CABLE WATER	32									32								
	TBC2_INTERC_QH_CONN	33									33								
	TBC2_SWITCH_CD	34									34								
	TBC2_SWITCH_EF	35									35								
	TBC SWITCH MAIN_CD	36									36								
	TBC SWITCH_CD_CD	37									37								
	TBC SWITCH_EF_CD	38									38								
	TBC POWER_QH	39									39								
	TBC_SWITCH_QH_HF	40									40								
OUTPUT SIGNALS	TBC_SWITCH_QH_LF	41									41								
	TBC STATUS PC MAIN	42									42								
	TBC STATUS PC AUX	43									43								
	TBC_POL_MAIN_A	44									44								
	TBC_POL_MAIN_B	45									45								
	TBC WATCHDOG	46									46								
	TBC1_FT_LEAD_A	47									47								
	TBC1_FT_LEAD_B	48									48								
	TBC1_LEAD_AUX	49									49								
	TBC1_T_MAG	50									50								
600 TO INTERCON	TBC1_ANTICRYO	51									51								
	TBC1_CRYO_1.9K	52									52								
	TBC1_CRYO_4.5K	53									53								
	TBC1_CRYO_HV	54									54								
	TBC1_CRYO_20K	55									55								
	TBC1_CRYO_300K	56									56								
	TBC1_CRYO_300KAIR	57									57								
	TBC2_FT_LEAD_A	58									58								
	TBC2_FT_LEAD_B	59									59								
	TBC2_LEAD_AUX	60									60								
400 TO HV	TBC2_T_MAG	61									61								
	TBC2_ANTICRYO	62									62								
	TBC2_CRYO_1.9K	63									63								
	TBC2_CRYO_4.5K	64									64								
	TBC2_CRYO_HV	65									65								
	TBC2_CRYO_20K	66									66								
	TBC2_CRYO_300K	67									67								
	TBC2_CRYO_300KAIR	68									68								
	TBC1_CRYO_W	69									69								
	TBC2_CRYO_W	70									70								
OUTPUTS FOR OK	TBC1_CRYO_AUX_W	71									71								
	TBC2_CRYO_AUX_W	72									72								
	TBC1_INTERC	73									73								
	TBC1_INTERC_POWER	74									74								
	TBC2_INTERC	75									75								
	TBC2_INTERC_POWER	76									76								
	TBC1_INTERC_CD	77									77								
	TBC FLASHBOX ACTION	78									78								
	TBC WATCHDOG	79									79								
	TBC_CRYO_I_BELOW_2KA	80									80								
TBC OK FOR TEST	TBC1_CRYO_ACTIVE_BENCH	81									81								
	TBC2_CRYO_ACTIVE_BENCH	82									82								
	TBC1_HV_OK_300KAIR	83									83								
	TBC1_HV_OK_COLD	84									84								
	TBC2_HV_OK_300KAIR	85									85								
	TBC2_HV_OK_COLD	86									86								
	TBC_OK_CD_POWER	87									87								
	TBC_OK_EF_POWER	88									88								
	TBC_OK_MAIN_POWER	89									89								
	TBC1_OK_FOR_TEST	90									90								
TBC2_OK_FOR_TEST	91									91									

From M. Charrondiere

Challenges in the verification

- **Complex, semi-formal (ambiguous) requirements**
- **‘LD’ programming language**
 - Due to development restrictions for safety PLC programs
 - Has to be exported to ‘STL’ language first
 - Semantics of ‘STL’ is not precisely defined

Ladder Diagram (LD) example



Siemens Statement List (STL) example

NETWORK

TITLE =POWER CD

```
A(      ;
L      #SEL_ACTIVE_BENCH;
L      1;
==I    ;
)      ;
A(      ;
O(      ;
L      #SEL_TYPE_TEST_X1;
L      1;
==I    ;
)      ;
O(      ;
L      #SEL_TYPE_TEST_X1;
L      3;
==I    ;
)      ;
)      ;
A      #AI_X1_I_CUM;
A      #DI_X1_I_CUM;
A      #CTH_X1_I_CUM;
```

```
O      ;
A(      ;
L      #SEL_ACTIVE_BENCH;
L      2;
==I    ;
)      ;
A(      ;
O(      ;
L      #SEL_TYPE_TEST_X2;
L      1;
==I    ;
)      ;
O(      ;
L      #SEL_TYPE_TEST_X2;
L      3;
==I    ;
)      ;
)      ;
A      #AI_X2_I_CUM;
A      #DI_X2_I_CUM;
A      #CTH_X2_I_CUM;
=      #DO_OK_CD_POWER;
```

Challenges in the verification

- **Complex, semi-formal (ambiguous) requirements**
- **‘LD’ programming language**
 - Due to development restrictions for safety PLC programs
 - Has to be exported to ‘STL’ language first
 - Semantics of ‘STL’ is not precisely defined
- **Complex safety logic**
 - Many inputs and outputs

TBC_ACTIVE_BENCH
 TBC_SWITCH_MAIN
 TBC_POLARITY_MAIN
 TBC_SWITCH_CD
 TBC_SWITCH_EF
 TBC_HV_TEST
 TBC_SWITCH_QH
 TBC_MAGNET_PHASE
 TBC_INTERCON
 TBC_FLASHBOX_ADJ_POWER
 TBC_V_QH1
 TBC_V_QH2
 TBC_V_QH3
 TBC_V_QH4
 TBC_V_LEAD_A
 TBC_V_LEAD_B
 TBC_V_LEAD_C
 TBC_V_LEAD_D
 TBC_V_LEAD_E
 TBC_V_LEAD_F
 TBC_I_MAIN
 TBC_I_CD
 TBC_I_EF
 TBC1_SWITCH_MAIN
 TBC1_CABLE_TEMP
 TBC1_CABLE_WATER
 TBC1_INTERC_QH_CONN
 TBC1_SWITCH_CD
 TBC1_SWITCH_EF
 TBC2_SWITCH_MAIN
 TBC2_CABLE_TEMP
 TBC2_CABLE_WATER
 TBC2_INTERC_QH_CONN
 TBC2_SWITCH_CD
 TBC2_SWITCH_EF
 TBC_SWITCH_MAIN_CC
 TBC_SWITCH_CD_CC
 TBC_SWITCH_EF_CC
 TBC_POWER_QH
 TBC_SWITCH_QH_HF
 TBC_SWITCH_QH_LF
 TBC_STATUS_PC_MAIN
 TBC_STATUS_PC_AUX
 TBC_POL_MAIN_A
 TBC_POL_MAIN_B
 TBC1_FT_LEAD_A
 TBC1_FT_LEAD_B
 TBC1_LEAD_AUX
 TBC1_T_MAG
 TBC1_ANTICRYO
 TBC1_CRYO_1_9K
 TBC1_CRYO_4_5K
 TBC1_CRYO_HV
 TBC1_CRYO_20K
 TBC1_CRYO_300K
 TBC1_CRYO_300KAIR
 TBC2_FT_LEAD_A
 TBC2_FT_LEAD_B
 TBC2_LEAD_AUX
 TBC2_T_MAG
 TBC2_ANTICRYO
 TBC2_CRYO_1_9K
 TBC2_CRYO_4_5K
 TBC2_CRYO_HV
 TBC2_CRYO_20K
 TBC2_CRYO_300K
 TBC2_CRYO_300KAIR

SM18 PLCSE safety logic

TBC1_INTERC
 TBC1_INTERC_POWER
 TBC2_INTERC
 TBC2_INTERC_POWER
 TBC_INTERC_CC
 TBC_FLASHBOX_ADJ_ON
 TBC_CRYO_I_BELOW_2KA
 TBC1_CRYO_ACTIVE_BENCH
 TBC2_CRYO_ACTIVE_BENCH
 TBC1_HV_OK_300KAIR
 TBC1_HV_OK_COLD
 TBC2_HV_OK_300KAIR
 TBC2_HV_OK_COLD
 TBC_OK_CD_POWER
 TBC_OK_EF_POWER
 TBC_OK_MAIN_POWER
 TBC1_OK_FOR_TEST
 TBC2_OK_FOR_TEST

Problems found *(before putting in production!)*

Requirement misunderstanding

- Recognised while specifying requirements formally

Functionality problems

- “The [magnet] test should start, but it doesn’t.”

Safety problems

- “The [magnet] test **should NOT start**, but it does.”

Problems found

In total **14 issues** found

4 requirement misunderstandings

6 problems could not be found
using our typical testing methods

Summary

Where are we now?

- **Model checking**: more and more used for real cases
 - Sometimes non-expert users use PLCverif **autonomously**
 - **Integration** into the development process is in progress
- Several **successful case studies**
 - Model checking revealed **interesting and potentially critical problems**
 - **Counterexample** is a huge advantage
- **Improvements** are always possible
 - New reduction methods
 - Support for new model checkers
 - Support for additional PLC languages



www.cern.ch

For more information...

- **Project** website (with publication list)
<http://cern.ch/project-plc-formalmethods/>
- **PLCverif** tool's website
<http://cern.ch/plcverif>
- **CERN** website – <http://home.cern>

Model checking at CERN

- D. Darvas et al. **Formal verification of complex properties on PLC programs.** Formal Techniques for Distributed Objects, Components, and Systems (LNCS 8461), pp. 284-299, Springer, 2014.
- B. Fernández et al. **Bringing automated model checking to PLC program development – A CERN case study.** Proc. of the 12th Int. Workshop on Discrete Event Systems, pp. 394-399, 2014.
- D. Darvas et al. **PLCverif: A tool to verify PLC programs based on model checking techniques.** Proc. of the 15th Int. Conf. on Accelerator & Large Experimental Physics Control Systems, pp. 911-914, JaCoW, 2015. <http://doi.org/10.18429/JACoW-ICALEPCS2015-WEPGF092>
- B. Fernández et al. **Applying model checking to industrial-sized PLC programs.** IEEE Transactions on Industrial Informatics, 11(6):1400-1410, 2015. <http://doi.org/10.1109/TII.2015.2489184>
- D. Darvas et al. **Formal verification of safety PLC based control software.** Integrated Formal Methods (LNCS 9681), pp. 508-522, Springer, 2016. http://doi.org/10.1007/978-3-319-33693-0_32

Formal specification at CERN

- D. Darvas et al. **Requirements towards a formal specification language for PLCs**. 2014. <http://doi.org/10.5281/zenodo.14907>
- D. Darvas et al. **A formal specification method for PLC-based applications**. Proc. of the 15th Int. Conf. on Accelerator & Large Experimental Physics Control Systems, pp. 907-910, JaCoW, 2015. <http://dx.doi.org/10.18429/JACoW-ICALPEPCS2015-WEPGF091>
- D. Darvas et al. **Syntax and semantics of PLCspecif**. CERN Report, EDMS 1523877, 2015. <https://edms.cern.ch/document/1523877>
- D. Darvas et al. **Formal verification of safety PLC based control software**. Integrated Formal Methods (LNCS 9681), pp. 508-522, Springer, 2016. http://doi.org/10.1007/978-3-319-33693-0_32