ELL201 Experiment 6 Lab Report

Ritvik Gupta 2019MT10512

1 Synchronous 4-bit Gray-Code Counter

1.1 State Table

The State table for the counter is as follows. Q_i^n represents the value of the i^{th} bit of the counter at the n^{th} state.

Q_3^n	Q_2^n	Q_1^n	Q_0^n	Q_3^{n+1}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	1
0	0	1	0	0	1	1	0
0	0	1	1	0	0	1	0
0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	1	1
0	1	1	1	0	1	0	1
1	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	1	1
1	0	1	1	1	0	0	1
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	1
1	1	1	0	1	0	1	0
1	1	1	1	1	1	1	0

Table 1: State Table for Synchronous 4-bit Gray-Code Counter

1.2 Number of Flip-flops required to make the counter

We are implementing a 4-bit Gray-Code Counter. For representing each bit in this counter, we would require an SR Flip-flop. Thus, the total number of SR Flip-flops required to make the 4 bit Gray-Code counter is 4. We will use S_i , R_i to control the functioning of the i^{th} Flip-flop, which represents the i^{th} binary digit of the counter.

1.3 Assignment of values to S, R for each SR Flip-Flop

We assign the i^{th} SR Flip-flop to the i^{th} binary digit of the counter. Using the State table above, we assign values to the inputs S_i and R_i .

We use the transition table for an SR Flip-flop for the same.

Q_3^n	Q_2^n	Q_1^n	Q_0^n	Q_3^{n+1}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}	S_3	R_3	S_2	R_2	S_1	R_1	S_0	R_0
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	0
0	0	0	1	0	0	1	1	0	X	0	X	1	0	X	0
0	0	1	0	0	1	1	0	0	X	1	0	X	0	0	X
0	0	1	1	0	0	1	0	0	X	0	X	X	0	0	1
0	1	0	0	1	1	0	0	1	0	X	0	0	X	0	X
0	1	0	1	0	1	0	0	0	X	X	0	0	X	0	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	0
0	1	1	1	0	1	0	1	0	X	X	0	0	1	X	0
1	0	0	0	0	0	0	0	0	1	0	X	0	X	0	X
1	0	0	1	1	0	0	0	X	0	0	X	0	X	0	1
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	0
1	0	1	1	1	0	0	1	X	0	0	X	0	1	X	0
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	0
1	1	0	1	1	1	1	1	X	0	X	0	1	0	X	0
1	1	1	0	1	0	1	0	X	0	0	1	X	0	0	X
1	1	1	1	1	1	1	0	X	0	X	0	X	0	0	1

Table 2: Assignment of values to S, R for each SR Flip-Flop

1.4 Using Karnaugh Maps to minimise the expressions for the inputs

Using the assigned values of S_i and R_i , we draw the Karnaugh Maps of S_3 , R_3 , S_2 , R_2 , S_1 , R_1 , S_0 and R_0 . We use these Karnaugh Maps to achieve the minimised expressions for each of the inputs S_i and R_i . The obtained minimised expressions are as follows:

$$\begin{split} S_3 &= Q_2 Q_1' Q_0' \\ R_3 &= Q_2' Q_1' Q_0' \\ S_2 &= Q_3' Q_1 Q_0' \\ R_2 &= Q_3 Q_1 Q_0' \\ S_1 &= Q_3 Q_2 Q_0 + Q_3' Q_2' Q_0 \\ R_1 &= Q_3 Q_2' Q_0 + Q_3' Q_2 Q_0 \\ S_0 &= Q_3' Q_2 Q_1 + Q_3' Q_2' Q_1' + Q_3 Q_2' Q_1 + Q_3 Q_2 Q_1' \\ R_0 &= Q_3' Q_2' Q_1 + Q_3' Q_2 Q_1' + Q_3 Q_2 Q_1 + Q_3 Q_2' Q_1' \\ \end{split}$$




Figure 1: Karnaugh Maps for the inputs S_i , R_i for the four SR Flip-flops

1.5 Verilog Code

1.5.1 Verilog Code for 4-bit Gray-Code Counter

```
module SRFlipFlop(S, R, clk, reset, Q);
input S, R, clk, reset;
output reg Q;
```

```
always @(posedge clk or posedge reset)
 5
                                          if(reset) \mathbb{Q} \iff 0;
  6
                                          else begin
  7
                                          case (\{S,R\})
                                                         2'b00 : Q \le Q;
  9
                                                         2'b01 : Q \le 0;
10
                                                         2'b10 : Q <= 1;
11
                                                 endcase
                                          end
13
             endmodule
14
15
             module GrayCodeCounter(clk, reset, out);
16
                            input clk, reset;
17
                           output [3:0] out;
18
                           wire [3:0] Q;
20
                           wire [3:0] S;
21
                           wire [3:0] R;
22
                           assign S[3] = (Q[2] & Q[1] & Q[0]);
24
                           assign R[3] = (^{\mathbb{Q}}[2] & ^{\mathbb{Q}}[1] & ^{\mathbb{Q}}[0]);
25
26
                           assign S[2] = (^{Q}[3] & Q[1] & ^{Q}[0]);
                           assign R[2] = (Q[3] & Q[1] & ~Q[0]);
28
                           assign S[1] = (^Q[3] & ^Q[2] & Q[0]) | (Q[3] & Q[2] & Q[0]);
30
                           assign R[1] = (~Q[3] \& Q[2] \& Q[0]) | (Q[3] \& ~Q[2] \& Q[0]);
32
                           assign S[0] = (^{\mathbb{Q}}[3] & ^{\mathbb{Q}}[2] & ^{\mathbb{Q}}[1]) | (^{\mathbb{Q}}[3] & ^{\mathbb{Q}}[2] & ^{\mathbb{Q}}[1]) | (^{\mathbb{Q}}[3] & ^{\mathbb{Q}}[2] & ^{\mathbb{Q}}[1])
33
                             \rightarrow | (Q[3] & Q[2]& ^{\sim}Q[1]);
                           assign \ R[0] = (^{\circ}Q[3] \& ^{\circ}Q[2] \& Q[1]) \ | \ (^{\circ}Q[3] \& ^{\circ}Q[2] \& ^{\circ}Q[1]) \ | \ (Q[3] \& ^{\circ}Q[2] \&
34
                             → ~Q[1]) | (Q[3] & Q[2] & Q[1]);
35
                           SRFlipFlop sr0 (S[0], R[0], clk, reset, Q[0]);
                           SRFlipFlop sr1 (S[1], R[1], clk, reset, Q[1]);
37
                           SRFlipFlop sr2 (S[2], R[2], clk, reset, Q[2]);
38
                           SRFlipFlop sr3 (S[3], R[3], clk, reset, Q[3]);
39
                           assign out=Q;
41
             endmodule
             1.5.2 Verilog Code for Testbench
            module tb_graycode;
  1
                           reg clk;
 2
  3
                           reg reset;
                           wire [3:0] out;
  4
                           GrayCodeCounter counter(clk, reset, out);
  6
                           always #10 clk = ~clk;
                           initial
```

```
begin
10
                 $dumpfile("graycode.vcd");
11
                              $dumpvars(0, tb_graycode);
12
                 $monitor($time," %b", out);
                 reset <= 1;
14
                 clk <= 0;
                repeat (1) @ (posedge clk);
16
                 reset <= 0;
                 repeat (17) @ (posedge clk);
18
                 $finish;
19
            end
20
   endmodule
21
```

1.5.3 Waveform for 4-bit Gray-Code Counter

The figure given below shows the waveform obtained after running simulations on Icarus-Verilog. clk and reset are the waveforms of the Clock and Reset signal. out[3:0] represents the output of the 4-bit Gray-Code Counter. Here, the D Flip-flops have an asynchronous active high reset.




Figure 2: Waveform obtained after running simulation on Icarus-Verilog

2 Synchronous Ring Counter

Q3	Q2	Q1	Q0	D3	D2	D1	D0
0	0	0	1	1	0	0	0
1	0	0	0	0	1	0	0
0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1
1	0	0	1	1	1	0	0
1	1	0	0	0	1	1	0
0	1	1	0	1	0	1	1
1	0	1	1	0	1	0	1
0	1	0	1	1	0	1	0
1	0	1	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1
0	0	1	1	0	0	0	1

Figure 3: State Table for Synchronous Ring Counter

2.1 Number of D Flip-flops required

From the state table of the Ring Counter, we can clearly see that there are 15 states in the counter. Therefore, we will need a minimum of $\lceil \log_2 15 \rceil = 4$ D Flip-flops to implement it.

2.2 Assignment of values to the D inputs and reduction using Karnaugh Maps

The assignment of values to the D inputs is provided in the State table above. Using the state table, we can draw the Karnaugh Maps for the inputs D_i .


We use these Karnaugh Maps to achieve the minimised expressions for each of the inputs D_i . The obtained minimised expressions are as follows:

$$D_3 = Q_1'Q_0 + Q_1Q_0' = Q_1 \oplus Q_0$$

$$D_2 = Q_3$$

$$D_1 = Q_2$$

$$D_0 = Q_1$$



(c) Karnaugh Map for D_1

0

0

0

(d) Karnaugh Map for D_0

0

1

10

0

Figure 4: Karnaugh Maps for the inputs D_i for the four D Flip-flops

2.3 Verilog Code

2.3.1 Verilog Code for 4-bit Ring Counter

10

0

```
module DFlipFlop(D, clk, reset, init, Q);
        input D, clk, reset, init;
2
        output reg Q;
        always @ (posedge clk or posedge reset)
5
            if(reset) Q \ll init
            else Q <= D;
   endmodule
   module RingCounter(clk, reset, init, out);
10
        input clk, reset;
11
        input [3:0] init;
12
        output [3:0] out;
13
        wire [3:0] Q;
15
        wire [3:0] D;
16
17
        assign D[0] = Q[1];
18
```

```
assign D[1] = Q[2];
19
        assign D[2] = Q[3];
20
        assign D[3] = Q[0]^Q[1];
21
        DFlipFlop d0 (D[0], clk, reset, init[0], Q[0]);
23
        DFlipFlop d1 (D[1], clk, reset, init[1], Q[1]);
        DFlipFlop d2 (D[2], clk, reset, init[2], Q[2]);
25
        DFlipFlop d3 (D[3], clk, reset, init[3], Q[3]);
26
27
        assign out = \mathbb{Q};
   endmodule
29
           Verilog Code for Testbench
   module tb_ringcounter;
1
        reg clk;
2
        reg reset;
3
        wire [3:0] out;
4
        reg [3:0] init;
5
        RingCounter counter(clk, reset, init, out);
        always #10 clk = ~clk;
a
        initial
10
            begin
11
                 $dumpfile("ringcounter.vcd");
12
                              $dumpvars(0, tb_ringcounter);
13
                 $monitor($time," %b", out);
14
                 init[3] = 0;
                 init[2] = 0;
16
                 init[1] = 1;
                 init[0] = 0;
18
                 reset <= 1;
                 clk <= 0;
20
                 repeat (1) @ (posedge clk);
                 reset <= 0;
22
                 repeat (17) @ (posedge clk);
23
                 $finish;
24
            end
25
```

2.3.3 Waveform for 4-bit Ring Counter

The figure given below shows the waveform obtained after running simulations on Icarus-Verilog. clk and reset are the waveforms of the Clock and Reset signal. out[3:0] represents the output of the 4-bit Ring Counter.

Here, the D Flip-flops have an asynchronous active high reset.

2.4 Observations

endmodule

26

The counter cycles in the order $0010 \rightarrow 1001 \rightarrow 1100 \rightarrow 0110 \rightarrow 1011 \rightarrow 0101 \rightarrow 1101 \rightarrow 1111 \rightarrow 0111 \rightarrow 0111 \rightarrow 0011 \rightarrow 0001 \rightarrow 1000 \rightarrow 0100 \rightarrow 0010$. The counter never reaches the state 0000. Besides this state, the counter covers




Figure 5: Waveform obtained after running simulation on Icarus-Verilog

all other 15 states. This counter is a mod-15 counter, but it does not follow the normal binary order.

ELL201 Experiment 7 Lab Report

Ritvik Gupta 2019MT10512

1 Exercise with Verilog Simulations - FSM

Entry Number: 2019MT10512

 $X_3 = 1, X_4 = 2$

 $X_3\%8 = 1 = (001)_2$

 $X_4\%8 = 2 = (010)_2$

 \implies The sequence to be generated is $\{0,0,1,0,1,0\}$

1.1 State Diagram for the Finite State Machine

The state diagram for the FSM is shown below.




Figure 1: State diagram for the Sequence Generator

	Initial State	Final	Output	
		$X_{in} = 0$	$X_{in} = 1$	
\rightarrow	S_0	S_0	S_1	0
	S_1	S_2	S_2	0
	S_2	S_3	S_3	0
	S_3	S_4	S_4	1
	S_4	S_5	S_5	0
	S_5	S_6	S_6	1
\rightarrow	S_6	S_0	S_1	0

Table 1: State Transition table for the above diagram

From Table 1, we can see that the states S_0 and S_6 are identical. Therefore, we can reduce the FSM to **5 states**. The reduced state diagram for the FSM is shown below.




Figure 2: Reduced state diagram for the FSM

1.2Number of Flip-flops required

In the FSM designed by us, we have 6 states in the most reduced form. Hence, the minimum number of D Flip-flops required to implement the FSM will be $\lceil \log_2 6 \rceil = 3$.

Assignment of values to each state

Let Q_2 , Q_1 and Q_0 denote the state of the i^{th} D Flip-flop. We assign the values to the states S_i as follows

State	$Q_2Q_1Q_0$
S_0	0 0 0
S_1	$0\ 0\ 1$
S_2	$0\ 1\ 0$
S_3	0 1 1
S_4	$1 \ 0 \ 0$
S_5	$1 \ 0 \ 1$

Table 2: Assignment of values to the states of FSM

1.4 State Table for the FSM

Using the State diagrams drawn, we can construct the state table for the Sequence Generator.

In the table,

 Q_i^n denotes the state of the i^{th} D Flip-flop at the n^{th} state. Q_i^{n+1} denotes the state of the i^{th} D Flip-flop at the $n+1^{th}$ state.

 X_{in} denotes the input received by the Sequence Generator.

 Y_{out} denoted the output of the Sequence Generator.

Here, X denotes the "don't care" values.

Current State	Q_2^n	Q_1^n	Q_0^n	X_{in}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}	Yout
S_0	0	0	0	0	0	0	0	0
S_0	0	0	0	1	0	0	1	0
S_1	0	0	1	0	0	1	0	0
S_1	0	0	1	1	0	1	0	0
S_2	0	1	0	0	0	1	1	0
S_2	0	1	0	1	0	1	1	0
S_3	0	1	1	0	1	0	0	1
S_3	0	1	1	1	1	0	0	1
S_4	1	0	0	0	1	0	1	0
S_4	1	0	0	1	1	0	1	0
S_5	1	0	1	0	0	0	0	0
S_5	1	0	1	1	0	0	0	0
_	1	1	0	0	X	X	X	X
_	1	1	0	1	X	X	X	X
_	1	1	1	0	X	X	X	X
_	1	1	1	1	X	X	X	X

Table 3: State Table for the Sequence Generator FSM

1.5 Using Karnaugh Maps to minimise the expressions for D_i and Y_{out}

For D Flip-flops, we know that $Q^{n+1} = D$. Therefore, to make the Karnaugh maps for the inputs D_i , we can simply use the values of Q_i^{n+1} .

Using the state table constructed, we draw the Karnaugh Maps for the inputs D_i , and the FSM output Y_{out} . We use these Karnaugh Maps to achieve the minimised expressions for each of the inputs D_i and the output Y_{out} , in terms of Q_2 , Q_1 , Q_0 and X_{in} .


The obtained minimised expressions are as follows:


$$D_2 = Q_2 Q_0' + Q_1 Q_0$$

$$D_1 = Q_1 Q_0' + Q_2' Q_1' Q_0$$

$$D_0 = Q_1 Q_0' + Q_2 Q_0' + Q_0' X_{in}$$

$$Y_{out} = Q_2 Q_0 + Q_1 Q_0$$





- (a) Karnaugh Map for D_2
- (b) Karnaugh Map for D_1




Figure 3: Karnaugh Maps for the inputs D_i and the FSM output Y_{out}

1.6 Verilog Code

1.6.1 Verilog Code for the Sequence Generator FSM

```
module DFlipFlop(D, clk, reset, Q);
        input D, clk, reset;
2
        output reg Q;
3
        always @ (posedge clk or posedge reset)
5
            if(reset) Q \ll 0;
            else Q <= D;
   endmodule
   module SequenceGenerator(Xin, clk, reset, Yout);
10
        input Xin, clk, reset;
11
        output Yout;
12
13
        wire [2:0] Q;
14
        wire [2:0] D;
15
16
        assign D[2] = (Q[2] \& ~Q[0]) | (Q[1] \& Q[0]);
        assign D[1] = (Q[1] \& ~Q[0]) | (~Q[2] \& ~Q[1] \& Q[0]);
18
        assign D[0] = (Q[1] \& Q[0]) | (Q[2] \& Q[0]) | (Q[0] \& Xin);
20
        DFlipFlop d0 (D[0], clk, reset, Q[0]);
21
        DFlipFlop d1 (D[1], clk, reset, Q[1]);
22
        DFlipFlop d2 (D[2], clk, reset, Q[2]);
23
24
        assign Yout = (Q[2] & Q[0]) | (Q[1] & Q[0]);
   endmodule
26
```

1.6.2 Verilog Code for Testbench

```
module tb_sequence;
reg Xin;
reg clk;
```

```
reg reset;
4
        wire Yout;
5
6
        SequenceGenerator generator(Xin, clk, reset, Yout);
        always #10 clk = ~clk;
        always #40 Xin = ~Xin;
10
        initial
            begin
12
                 $dumpfile("sequence.vcd");
13
                              $dumpvars(0, tb_sequence);
14
                 $monitor($time," %b", Yout);
15
                 reset <= 1;
16
                 clk <= 0;
17
                 Xin <= 1;
                 repeat (1) @ (posedge clk);
19
                 reset <= 0;
20
                 repeat (17) @ (posedge clk);
21
                 $finish;
22
            end
23
   endmodule
24
```

1.6.3 Waveform for the Sequence Generator FSM

The figure given below shows the waveform obtained after running simulations on Icarus-Verilog. clk and reset are the waveforms of the Clock and Reset signal. Xin, Yout and out[3:0] represent the input, output and the states of the Sequence Generator FSM respectively. Here, the D Flip-flops have an asynchronous active high reset.




Figure 4: Waveform obtained after running simulation on Icarus-Verilog