{"payload":{"header_redesign_enabled":false,"results":[{"id":"368443273","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"ritvikgupta199/Verilog-Simulations","hl_trunc_description":"Simulation of Gray-Code Counter, Ring Counter, and Sequence Generator FSM","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":368443273,"name":"Verilog-Simulations","owner_id":57016476,"owner_login":"ritvikgupta199","updated_at":"2021-05-18T15:07:55.554Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":90,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aritvikgupta199%252FVerilog-Simulations%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ritvikgupta199/Verilog-Simulations/star":{"post":"3wmn9-6SnPHYO5G6-y4dC5tthXBTUgzsoLryxMPJvm_3r23I1SwFJtdY1Owoa9UaAfnE2tg45hZF1mxqGEXbWw"},"/ritvikgupta199/Verilog-Simulations/unstar":{"post":"eBUkFDws7Q80rvYrAevk7vTzAvVJCPeCre6moPNNHhBLdrTtMzDeCJmMEJAaWGiraWH3jISYi82EGGmZXJsB3A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lUVpdS2IjJAhlsiKHFi3jydpw8LZIlMMBHPuNQWqTiIRWWcKKXqx-TxBko-yfiTKFyzyKVJcd2qCp3dtRbrf9g"}}},"title":"Repository search results"}