EXPERIMENT-1.

Aim: - Realisation of AND, OR, NAND, XOR, datch circuit and timer circuit using PLC.

Theory:

industrial digital computer which has been adapted for the control of manufacturing process, such as assembly line or robotic denices or any activity that requires high reliability control and ease of programing and process fault diagonisis.

with tens of inputs and outputs (IIO), in a housing integral with the processor, to large rack-mounted modular denices with a count of thousands I/O, and which are often networked to other PLC and systems. They can be designed for multiple arrangements of digital and analog I/O, entended temperature arrangements of digital and analog I/O, entended temperature ranges, immunity to electrical noise and resistance to vibration and impact.

· Siemens 57-200.

The ST-200 combines a microprocessor, an integrated from supply, in frut circuits and output circuits in a compact housing to create a fourerful yiero PLC. It provides CPU modules that have a large number of I/O points enboard (up to 60 points). The new signal hourds are designed with scalable communication foods, digital or analog channels. It is equiped with siemen's dedicated processor chip, the basic instruction execution time is up to 0.15 Hs. All CPUs have integrated Ethernet interface to download the programs communicatly and quickly using the common calibe.


· Ladder Diagram:-


language which means that instead of text, the programming in done by combining different graphic elements. These graphic elements are called symbols. These diagram is used to program PLC. hadder diagram is widely used to program PLCs, where sequential control of a process or manufacturing process is required. Ladder diagram is useful for simple but critical control systems or for neworking old hardwared relay circuits. As programmille logic controllers becomes more sophisticated it has also been used in very complex automation systems.

Realization of different logical gater using PLC.

1) 0 P.: - The OR gate is a digital logic gate that implements logical disjunction. Truth Table:

I 0.0	I 0.1	Q 0-1
0	0	0
0	1	1
ı	0	1
l	I	1






He Both the inputs are generally open but when any one of the input \$ is closed the circuit gets complete therefor giving output.


2) AND: - The and gate is a hasic digital logical gate that implements logical conjuction.

Touth Table:

I 0.0	I 0.1	Q 0.1
0	0	0
0	. 1	0
1	0	0
1		1
		1








Both the inputs are generally open. When any one of the inputs are closed the sincist remains incomplete thereby giving no outfut. But when both the inputs are closed the circuit gets complete, producing outfant.

3) NAND: - In digital electronics, NAND gate is a logic gate which produces an output which is false if all its inputs are true.

Truth Table:

17000		
I 0.0	10.1	Q 0·1
0	0	1
0	1	1
1	0	-
	1	0




Lodder Diogram:-


Both the inputs are normally closed so the input is complete thereby giving output. If any of the inputs are opened the circuit still remains closed. But if both the inputs are opened the circuit gets incomplete thereby froducing no output.

4) XOR:- It is a digital logic gate that gives a true outfut when the number of true inputs is odd.

Iruth Jahle:-


[0.0	T v.1	Q 0.1
0	0	0
0	l	1
l	Õ	1
1	1	0





when both the inputs are different the circuit gets complete thereby producing the output but when the inputs are equal the circuit is incomplete thereby producing no output.

5) Latch limit: It is a self maintaining circuit, after heing energized, it maintains that state until another input is received




Initially the circuit is open. But the input IO.O is closed there is an output. This output is fedback which inturn completes the circuit thereby maintaining a fixed state.

6) Timer Circuit:

This circuit is used to give output for certain period of times after a given fixed internal.


Ladder Diagram:



Initially the IOI the normally dissed.

and T36 is the output of on-delay times so it to the circuit is incomplete thereby no output. When IOI is closed the T32 gets activated which is a on-delay times of (5000 ×1) ms = 5 seconds. It gets high after 5 seconds thereby activating the output as well as the T36 times circuit which is also an on delay times of

(500 × 10) ms = 5 seconds. The suitch T36 gets open after generates one pulse thereby activating T32 after 10 seconds. Hence we get outful for sseconds after an internal of every 10 seconds.



By performing this experiment me learnt how to use ladder diagrams to performs the actions of different gales (logical), timer circuit and latch circuit on PLC.

ROLL :- 11.

1 Draw the flow graph of 16 point DIT-FFT.

A Signal flow graph of 16 point DIT-FFT.

2(0) A(9) 2(1)___ A(6) 2(2) A (4) 22 (12) 2(3)_ 2(1) n(4)_ WIL 2 (10) a(5)m (6) A (6) -2(14) a (7)-21(1) 2/8/-W 16 2(9) 2(9) -Wil 21(5) 2(19)_ 21 /13) 2(11)_ WIL 21(3) 2(12)_ Wis 2(11) n (13)-W 16 2(7) 244) -2 (15) 2(15)